


### Features


- +5V, -5V Power Supplies
- Low Power Consumption:  
45mW (600Ω 0dBm Load)  
30mW (Power Amps Disabled)
- Power Down Mode:..... 0.5mW
- No External Anti-Aliasing Components
- Sin x/x Correction in Receive Filter
- 50/60Hz Rejection in Transmit Filter
- TTL and CMOS Compatible Logic
- All Inputs Protected Against Static Discharge Due to Handling
- HC-5512D-2/-8  
Temperature Range..... -55°C to +125°C

### Pinouts

HC-5512D (CERAMIC)  
TOP VIEW



HC4-5512D (LCC)  
TOP VIEW



### Description

The HC-5512D filter is a monolithic circuit containing both transmit and receive filters originally designed for PCM CODEC filtering applications in 8kHz sampled systems.

The filter lends itself well as a cost effective replacement of a discrete audio input/output filter for CVSD/PCM/ADPCM/PAM speech filtering. Other applications include telephone line cards, modems and multiplexers.

The HC-5512D is a wider specification version of the HC-5512 that meets high-rel requirements and most D3/D4 and CCITT specifications. To meet the Harris high-rel Dash -8 program (-55°C to +125°C), the HC-5512D undergoes a manufacturing process which requires more test, burn-in and inspection than the HC-5512.

The filter is manufactured using double-poly silicon gate CMOS technology. Switched capacitor integrators are

used to simulate classical LC ladder filters which exhibit low component sensitivity.


### Transmit Filter Stage

The transmit filter is a fifth order elliptic low pass filter in series with a fourth order Chebyshev high pass filter. It provides a flat response in the passband and rejection of signals below 200Hz and above 3.4kHz.

### Receive Filter Stage

The receive filter is a fifth order elliptic low pass filter designed to reconstruct the voice signal from the decoded/demultiplexed signal which, as a result of the sampling process, is a stairstep signal having the inherent *sin x/x* frequency response. The receive filter approximates the function required to compensate for the degraded frequency response and restore the flat passband response.

### Functional Diagram



# Specifications HC-5512D

HC-5512D

## Absolute Maximum Ratings

Supply Voltages .....	±7V	Operating Temperature Range	HC-5512D-2, -8 .....	-55°C to +125°C
Input Voltage .....	±7V	HC-5512D -9 .....		-40°C to +85°C
Output Short-Circuit Duration .....	Continuous	Storage Temperature .....		-65°C to +150°C
Junction Temperature .....	175°C	Lead Temperature (Soldering, 10 seconds) .....		300°C

## DC Electrical Specifications

Unless Otherwise Noted,  $T_A$  = Operating temperature range for min-max parameters,  $V_{CC} = +5.0V \pm 5\%$ , Clock Frequency is 1.544MHz. Typical parameters are specified at  $T_A = +25^\circ C$ ,  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ . Digital interface voltages measured with respect to digital ground, GNDD. Analog voltages measured with respect to analog ground, GNDA

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER DISSIPATION</b>						
I <sub>CC0</sub>	V <sub>CC</sub> Standby Current	PDN - V <sub>DD</sub> , Power Down Mode		50	200	μA
I <sub>BB0</sub>	V <sub>BB</sub> Standby Current	PDN - V <sub>DD</sub> , Power Down Mode	-200	-50		μA
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current	PWRI - V <sub>BB</sub> , Power Amp inactive		3.0	7.0	mA
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current	PWRI - V <sub>BB</sub> , Power Amp inactive	-7.0	-3.0		mA
I <sub>CC2</sub>	V <sub>CC</sub> Operating Current	Note 1		4.6	9.0	mA
I <sub>BB2</sub>	V <sub>BB</sub> Operating Current	Note 1	-9.0	-4.6		mA
<b>DIGITAL INTERFACE</b>						
I <sub>INC</sub>	Input Current, CLK	V <sub>BB</sub> ≅ V <sub>IN</sub> ≅ V <sub>CC</sub>	-10		10	μA
I <sub>INP</sub>	Input Current, PDN	V <sub>BB</sub> ≅ V <sub>IN</sub> ≅ V <sub>CC</sub>	-100		100	μA
I <sub>IN0</sub>	Input Current, CLK0	V <sub>BB</sub> ≅ V <sub>IN</sub> ≅ V <sub>CC</sub> - 0.5V	-10		0	μA
V <sub>IL</sub>	Input Low Voltage, CLK, PDN		0		0.8	V
V <sub>IH</sub>	Input High Voltage, CLK, PDN		2.2		V <sub>CC</sub>	V
V <sub>IL0</sub>	Input Low Voltage, CLK0		V <sub>BB</sub>		V <sub>BB</sub> + 0.5	V
V <sub>Ii0</sub>	Input Intermediate Voltage, CLK0		-0.8		0.8	V
V <sub>Ih0</sub>	Input High Voltage, CLK0		V <sub>CC</sub> - 0.5		V <sub>CC</sub>	V
<b>TRANSMIT INPUT OP. AMP</b>						
I <sub>BxI</sub>	Input Leakage Current, V <sub>FxI</sub>	V <sub>BB</sub> ≅ V <sub>FxI</sub> ≅ V <sub>CC</sub>	-100		100	nA
R <sub>IxI</sub>	Input Resistance, V <sub>FxI</sub>	V <sub>BB</sub> ≅ V <sub>FxI</sub> ≅ V <sub>CC</sub>	10			MΩ
V <sub>OSxI</sub>	Input Offset Voltage, V <sub>FxI</sub>	-2.5V ≅ V <sub>IN</sub> ≅ +2.5V	-20		20	mV
V <sub>CM</sub>	Common Mode Range, V <sub>FxI</sub>		-2.5		2.5	V
CMRR	Common Mode Rejection Ratio	-2.5V ≅ V <sub>IN</sub> ≅ +2.5V	60			dB
PSRR+	Power Supply Rejection of V <sub>CC</sub>		60			dB
PSRR-	Power Supply Rejection of V <sub>BB</sub>		60			dB
R <sub>OL</sub>	Open Loop Output Resistance, GS <sub>x</sub>			1		kΩ
R <sub>L</sub>	Minimum Load Resistance, GS <sub>x</sub>		10			kΩ
C <sub>L</sub>	Maximum Load Capacitance, GS <sub>x</sub>				100	pF
VO <sub>xI</sub>	Output Voltage Swing, GS <sub>x</sub>	R <sub>L</sub> ≅ 10k	-2.5		2.5	V
AV <sub>OL</sub>	Open Loop Voltage Gain, GS <sub>x</sub>	R <sub>L</sub> ≅ 10k	3000			V/V
F <sub>C</sub>	Open Loop Unity Gain Bandwidth, GS <sub>x</sub>			2		MHz

8

TELECOM-  
MUNICATIONS

## Specifications HC-5512D

**A.C. Electrical Specifications** Unless otherwise specified, typical parameters @ 25°C. Min-Max parameters are over operating temperature range. All parameters are specified for a signal level of 0 dBm0 at 1kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSMIT FILTER (Transmit filter input op amp set to the noninverting unity gain mode, with VFxI = 1.09Vrms unless otherwise noted)						
RL <sub>x</sub>	Minimum Load Resistance	-3.2V < V <sub>OUT</sub> < 3.2V	10			kΩ
CL <sub>x</sub>	Load Capacitance, VF <sub>xO</sub>				100	pF
RO <sub>x</sub>	Output Resistance, VF <sub>xO</sub>			1	3	Ω
PSRR1	V <sub>CC</sub> Power Supply Rejection, VF <sub>xO</sub>	f = 1kHz, VF <sub>xI</sub> * = 0Vrms	30			dB
PSRR2	V <sub>BB</sub> Power Supply Rejection, VF <sub>xO</sub>	Same as above	35			dB
GA <sub>x</sub>	Absolute Gain	f = 1kHz	2.8	3.0	3.2	dB
GR <sub>x</sub>	Gain Relative to GA <sub>x</sub>	Below 50Hz			-35	dB
		50Hz		-41	-35	dB
		60Hz		-35	-30	dB
		200Hz	-1.5		0.15	dB
		300Hz to 3kHz	-0.15		0.15	dB
		3.3kHz	-0.35		0.15	dB
		3.4kHz	-1.0		0.0	dB
		4.0kHz		-15	-10	dB
		4.6kHz and Above			-30	dB
DA <sub>x</sub>	Absolute Delay at 1kHz				230	μs
DD <sub>x</sub>	Differential Envelope Delay from 1kHz to 2.6kHz				60	μs
DP <sub>x1</sub>	Single Frequency Distortion Products				-40	dB
DP <sub>x2</sub>	Distortion at Maximum Signal Level	0.16Vrms, 1kHz Signal Applied to VF <sub>xI</sub> *, Gain = 20dB, R <sub>L</sub> = 10k			-40	dB
NC <sub>x1</sub>	Total C Message Noise at VF <sub>xO</sub> with V <sub>IN</sub> = 0				10	dBmC0
NC <sub>x2</sub>	Total C Message Noise at VF <sub>xO</sub> with V <sub>IN</sub> = 0	Gain Setting Op Amp at 20dB, Non-Inverting			10	dBmC0
GA <sub>xT</sub>	Temperature Coefficient of 1kHz Gain			0.0004		dB/°C
GA <sub>xS</sub>	Supply Voltage Coefficient of 1kHz Gain			0.01		dB/V
CTR <sub>x</sub>	Crosstalk, Receive to Transmit 20 log VF <sub>xO</sub> / VF <sub>RO</sub>	Receive Filter Output = 2.2Vrms VF <sub>xI</sub> * = 0Vrms, f = 0.2kHz to 3.4kHz Measure VF <sub>xO</sub>			-60	dB
GR <sub>xL</sub>	Gaintracking Relative to GA <sub>x</sub>	Output Level = +3dBm0 to -45dBm0	-0.1		0.1	dB
		-50dBm0	-0.15		0.15	dB
		-55dBm0	-0.25		0.25	dB

## Specifications HC-5512D

HC-5512D

**A.C. Electrical Specifications** Unless otherwise specified, typical parameters @ 25°C. Min-Max parameters are over operating temperature range. All parameters are specified for a signal level of 0 dBm0 at 1kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVE FILTER (Unless otherwise noted, the receive filter is preceded by a sin x x filter with an input signal level of 1.54Vrms)						
IB <sub>R</sub>	Input Leakage Current, V <sub>FRI</sub>	-2.5V ≤ V <sub>IN</sub> ≤ 2.5V	-100		100	nA
RI <sub>R</sub>	Input Resistance, V <sub>FRI</sub>		10			MΩ
RO <sub>R</sub>	Output Resistance, V <sub>FRO</sub>			1	3	Ω
CL <sub>R</sub>	Load Capacitance, V <sub>FRO</sub>				100	pF
RL <sub>R</sub>	Load Resistance, V <sub>FRO</sub>		10			kΩ
PSRR3	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub> , V <sub>FRO</sub>	V <sub>FRI</sub> Connected to GNDA f = 1kHz	35			dB
VOS <sub>RO</sub>	Output DC Offset, V <sub>FRO</sub>	V <sub>FRI</sub> Connected to GNDA	-200		200	mV
GA <sub>R</sub>	Absolute Gain	f = 1kHz	-0.2	0	0.2	dB
GR <sub>R</sub>	Gain Relative to Gain at 1kHz	Below 300Hz			0.125	dB
		300Hz to 3.0kHz	-0.15		0.15	dB
		3.3kHz	-0.5		0.15	dB
		3.4kHz	-1.0		0.0	dB
		4.0kHz			-10	dB
		4.6kHz and Above			-30	dB
DA <sub>R</sub>	Absolute Delay at 1kHz				100	μs
DD <sub>R</sub>	Differential Envelope Delay 1kHz to 2.6kHz				100	μs
DP <sub>R1</sub>	Single Frequency Distortion Products	f = 1kHz			-40	dB
DP <sub>R2</sub>	Distortion at Maximum Signal Level	2.2Vrms Input to Sin x x Filter. f = 1kHz, R <sub>L</sub> = 10K			-40	dB
NC <sub>R</sub>	Total C-Message Noise at V <sub>FRO</sub>				10	dBm0
GA <sub>RT</sub>	Temperature Coefficient of 1kHz Gain			0.0004		dB/°C
GA <sub>RS</sub>	Supply Voltage Coefficient of 1kHz Gain			0.01		dB/V
CT <sub>XR</sub>	Crosstalk, Transmit to Receive	Transmit Filter Output = 2.2Vrms V <sub>FRI</sub> = 0Vrms, f = 0.3kHz to 3.4kHz Measure V <sub>FRO</sub>			-60	dB
GR <sub>RL</sub>	Gaintracking Relative to GA <sub>R</sub>	Output Level = +3dBm0 to -45dBm0	-0.1		0.1	dB
		-50 dBm0	-0.15		0.15	dB
		-55 dBm0	-0.25		0.25	dB
		Note 3				

8  
TELECOM-  
MUNICATIONS

## Specifications HC-5512D

**A.C. Electrical Specifications** Unless otherwise specified, typical parameters @ 25°C. Min-Max parameters are over operating temperature range. All parameters are specified for a signal level of 0 dBm0 at 1kHz. The 0 dBm0 level is assumed to be 1.54 Vrms measured at the output of the transmit or receive filter.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVE OUTPUT POWER AMPLIFIER						
IBP	Input Leakage Current, PWRI	$-2.5V \leq V_{IN} \leq 2.5V$	0.1		3	$\mu A$
RIP	Input Resistance, PWRI		10			M $\Omega$
ROP1	Output Resistance, PWRO + PWRO-	Amplifiers Active		1		$\Omega$
CLP	Load Capacitance, PWRO + PWRO-				500	pF
GAP+	Gain, PWRI to PWRO+	$R_L = 600\Omega$ Connected Between PWRO+ and PWRO-		1		V/V
GAP-	Gain, PWRI to PWRO-			-1		V/V
GRpL	Gaintracking Relative to 0dBm0	Input Level = 0dBm0 (Note 2)				dB
	Output Level	$V = 2.05V_{rms}, R_L = 600\Omega$	-0.1		0.1	dB
S/Dp	Signal/Distortion	$V = 1.75V_{rms}, R_L = 300\Omega$ (Notes 2,3)	-0.1			dB
		$V = 2.05V_{rms}, R_L = 600\Omega$			-45	dB
		$V = 1.75V_{rms}, R_L = 300\Omega$ (Notes 2,3)			-45	dB
VOSP	Output DC Offset, PWRO + PWRO-	PWRI Connected to GNDA	-50		50	mV
PSRR5	Power Supply Rejection of $V_{CC}$ or $V_{BB}$	PWRI Connected to GNDA	45			dB

- NOTES: 1. Maximum power consumption will depend on the load impedance connected to the power amplifier. The specification listed assumes 0dBm is delivered to 600 $\Omega$  connected from PWRO+ to PWRO-.
2. The 0dBm0 level for the power amplifiers is load dependent. For  $R_L = 600\Omega$  to GNDA the 0dBm0 level is 1.43Vrms measured at the amplifier output. For  $R_L = 300\Omega$  the 0dBm0 level is 1.22Vrms.
3.  $V_{FQ}$  connected to PWRI, input signal applied to  $V_{FI}$ .

### Typical Performance Specifications




FIGURE 2.




FIGURE 3.

**Pin Assignments**

PIN # 16-PIN DIP	PIN # 20-PIN LCC	SYMBOL	DESCRIPTION								
1	2	VF <sub>XI</sub> +	The non-inverting input to the transmit filter stage								
2	3	VF <sub>XI</sub> -	The inverting input to the transmit filter stage								
3	4	GS <sub>X</sub>	The output used for gain adjustments of the transmit filter.								
4	5	VF <sub>RO</sub>	The low power receive filter output. This pin can directly drive the receive port of an electronic hybrid.								
5	7	PWRI	The input to the receive filter differential power amplifier.								
6	8	PWRO+	The non-inverting output of the receive filter power amplifier. This output can directly interface conventional transformer hybrids								
7	9	PWRO-	The inverting output of the receive filter power amplifier. This output can be used with PWRO+ to differentially drive a transformer hybrid.								
8	10	V <sub>BB</sub>	The negative power supply pin. Recommended input is -5V.								
9	12	V <sub>CC</sub>	The positive power supply pin. Recommended input is 5V.								
10	13	VF <sub>RI</sub>	The input pin for the receive filter stage.								
11	14	GNDD	Digital ground input pin. All digital signals are referenced to this pin								
12	15	CLK	Master input clock. Input frequency can be selected as 2.048MHz, 1.544MHz or 1.536MHz								
13	17	PDN	The input pin used to power down the HC-5512D during idle periods. Logic 1 (V <sub>CC</sub> ) input voltage causes a power down condition. An internal pull-up is provided.								
14	18	CLK0	This input pin selects internal counters in accordance with the CLK input clock frequency:  <table style="margin-left: 40px;"> <tr> <td><b>CLK</b></td> <td><b>Connect CLK0 to:</b></td> </tr> <tr> <td>2048kHz</td> <td>VCC</td> </tr> <tr> <td>1544kHz</td> <td>GNDD</td> </tr> <tr> <td>1536kHz</td> <td>VBB</td> </tr> </table> An internal pull-up is provided.	<b>CLK</b>	<b>Connect CLK0 to:</b>	2048kHz	VCC	1544kHz	GNDD	1536kHz	VBB
<b>CLK</b>	<b>Connect CLK0 to:</b>										
2048kHz	VCC										
1544kHz	GNDD										
1536kHz	VBB										
15	19	GNDA	Analog ground input pin. All analog signals are referenced to this pin. Not internally connected to GNDD								
16	20	VF <sub>XO</sub>	The output of the transmit filter stage								
	1, 6, 11, 16	NC	No internal connection is made to these pins.								



**Die Characteristics**

Transistor Count.....	.815	
Die Dimensions.....	180 x 129	
Substrate Potential .....	+V	
Process.....	SAJI CMOS	
Thermal Constants (°C/W)	$\theta_{ja}$	$\theta_{jc}$
Ceramic DIP	75	15
Ceramic LCC	76	19

## Functional Description

The HC-5512D monolithic filter contains four main sections; Transmit Filter, Receive Filter, Receive Filter Power Amplifier, and Frequency Divider/Select Logic (Figure 1). A brief description of the operation for each section is provided below.

### Transmit Filter

The input stage of the transmit filter is a CMOS operational amplifier which provides an input resistance of greater than  $10M\Omega$ , a voltage gain of greater than 3,000, low power consumption (less than 3mW), high power supply rejection, and is capable of driving a  $10k\Omega$  load in parallel with up to 100pF. The inputs and output of the amplifier are accessible for added flexibility. Non-inverting mode, inverting mode, or differential amplifier mode operation can be implemented with external resistors. It can also be connected to provide a gain of up to 20dB without degrading the overall filter performance.

The input stage is followed by a prefilter which is a two-pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched-capacitor high pass and low pass filters.

A high pass filter is provided to reject 200Hz or lower noise which may exist in the signal path. The low pass portion of the switched-capacitor filter provides stopband attenuation.

The output stage of the transmit filter, the postfilter, is also a two-pole RC active low pass filter which attenuates clock frequency noise by at least 40dB. The output of the transmit filter is capable of driving a  $\pm 2.5V$  peak to peak signal into a  $10k\Omega$  load in parallel with up to 100pF.

### Receive Filter

The input stage of the receive filter is a prefilter which is similar to the transmit prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low pass filter follows the prefilter to provide the necessary passband flatness,

stopband rejection and sin x/x gain correction. A post-filter which is similar to the transmit postfilter follows the low pass stage. It attenuates clock frequency noise and provides a low output impedance capable of directly driving an electronic subscriber-line-interface circuit.

### Receive Filter Power Amplifiers

Two power amplifiers are also provided to interface to transformer coupled line circuits in PCM applications. These two amplifiers are driven by the output of the receive postfilter through gain setting resistors, R3 and R4 (Figure 4). The power amplifiers can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply  $V_{BB}$ . This reduces the total filter power consumption by approximately 10mW-20mW depending on output signal amplitude.

### Power Down Control

A power down mode is also provided. A logic 1 power down command applied on the PDN pin (pin 13) will reduce the total filter power consumption to less than 1mW. If the PWRI pin (pin 5) is connected to  $V_{BB}$ , the power amplifier output will enter a high impedance (three-state) mode. Otherwise, the power amplifier output will be clamped to  $V_{BB}$ .

### Frequency Divider and Select Logic Circuit

This circuit divides the external clock frequency down to the switching frequency of the low pass and high pass switched capacitor filters. The divider also contains a TTL-CMOS interface circuit which converts the external TTL clock level to the CMOS logic level required for the divider logic. This interface circuit can also be directly driven by CMOS logic. A frequency select circuit is provided to allow the filter to operate with 2.048MHz, 1.544MHz or 1.536MHz clock frequencies. By connecting the frequency select pin CLKO (pin 14) to VCC, a 2.048MHz clock input frequency is selected. Digital ground selects 1.544MHz and  $V_{BB}$  selects 1.536MHz.



**Applications Information****Gain Adjust**

Figure 4 shows the signal path interconnections between the HC-5512D and a single channel CODEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.

Figure 5 shows the signal path interconnections between the HC-5512D and the HC-55564 CVSD. For the circuit shown, the audio signal into the CVSD should be 1Vp-p over the 3.2kHz band to obtain a flat response.  $R_A$ ,  $R_B$  and  $C_A$  form a simple lead/lag filter at the output of the HC-5512D receive filter which introduces a pole and a zero at 3.3kHz to help compensate against the filters' inherent  $\sin x/x$  characteristic. (See Figure 3). Note that the transmit side of the filter provides an inherent +3dB voltage gain, and the resistor  $R_D$ , at VFRI causes a voltage loss from audio out to VFRI, owing to the  $100k\Omega$  output impedance of the CVSD at audio out. Generally, the higher the  $R_D$  value used, the more thermal noise introduced to the circuit.

Optimum noise and distortion performance will be obtained for the HC-5512D filter when operated with system

peak overload voltages of  $\pm 2.5V$  to  $\pm 3.2$  at VF<sub>XO</sub> and VF<sub>PO</sub>. When interfacing to a PCM CODEC or CVSD with a peak overload voltage outside this range, further gain or attenuation may be required.

For example, the HC-5512/12A/12D filter can be used with the CODEC which has a 5.5V peak overload voltage, or with the HC-55564 CVSD which has a 4.0V peak overload voltage. A gain stage following the transmit filter output and an attenuation stage following the CODEC or CVSD output are required in this case.

**Board Layout**

Care must be taken in PCB layout to minimize power supply and ground noise. Analog ground of each filter and each CVSD should be connected to digital ground at a single point, which should be bypassed to both power supplies. Further power supply decoupling adjacent to each filter and CODEC, and each filter and CVSD is recommended. Ground loops should be avoided between GNDA and GNDD, between the GNDA traces of adjacent filters and CODECs, and between the analog ground traces of adjacent filters and CVSDs.