
HM514405D Series

1,048,576-word × 4-bit Dynamic RAM Access Memory

HITACHI

ADE-203-689 (Z)

Preliminary

Rev. 0.0

Dec. 12, 1996

Description

The Hitachi HM514405D is a CMOS dynamic RAM organized 1,048,576-word × 4-bit. HM514405D has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514405D offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input permits the HM514405D to be packaged in standard 300-mil 26-pin plastic SOJ and standard 300-mil 26-pin plastic TSOP II.

Features

- Single 5 V (±10%)
- Access time: 60 ns/70 ns (max)
- Power dissipation
 - Active mode: 715 mW/660 mW (max)
 - Standby mode: 11 mW (max)
- EDO page mode capability
- 1024 refresh cycles : 16 ms
- 3 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
- Test function


Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.

HM514405D Series

Ordering Information

Type No.	Access time	Package
HM514405DS-6	60 ns	300-mil 26-pin plastic SOJ (CP-26/20D)
HM514405DS-7	70 ns	
HM514405DTT-6	60 ns	300-mil 26-pin plastic TSOP II (TTP-26/20D)
HM514405DTT-7	70 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 to A9	Address input – Row address A0 to A9 – Column address A0 to A9 – Refresh address A0 to A9
I/O1 to I/O4	Data input/output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/Write enable
$\overline{\text{OE}}$	Output enable
V_{CC}	Power supply
V_{SS}	Ground

HM514405D Series

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

HM514405D Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	HM514405D				Unit	Test conditions	Notes
		-6		-7				
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	110	—	100	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$	1, 2
Standby current	I_{CC2}	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$ Dout = High-Z	
		—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
$\overline{\text{RAS}}$ -only refresh current	I_{CC3}	—	110	—	100	mA	$t_{RC} = \text{min}$	2
Standby current	I_{CC5}	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I_{CC6}	—	110	—	100	mA	$t_{RC} = \text{min}$	
EDO page mode current	I_{CC4}	—	130	—	120	mA	$t_{HPC} = \text{min}$	1, 3
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 7\text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 7\text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -2 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	V	Low Iout = 2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed twice or less while $\overline{\text{RAS}} = V_{IL}$.

3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C_{VO}	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)^{*1, *14, *15, *16}
Test Conditions

- Input rise and fall time : 2 ns
- Input level : $V_{IL} = 0\text{ V}$, $V_{IH} = 3.0\text{ V}$
- Input timing reference levels : 0.8 V, 2.4 V
- Output timing reference levels : 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM514405D				Unit	Notes
		-6		-7			
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	104	—	124	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	40	—	50	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	60	10000	70	10000	ns	19
$\overline{\text{CAS}}$ pulse width	t_{CAS}	10	10000	13	10000	ns	20
Row address setup time	t_{ASR}	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	ns	
Column address hold time	t_{CAH}	10	—	13	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	45	20	52	ns	8
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	30	15	35	ns	9
$\overline{\text{RAS}}$ hold time	t_{RSH}	15	—	18	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	48	—	58	—	ns	23
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	t_{ODD}	15	—	18	—	ns	
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t_{DZC}	0	—	0	—	ns	
Transition time (rise and fall)	t_T	2	50	2	50	ns	7
Refresh period	t_{REF}	—	16	—	16	ms	

HM514405D Series

Read Cycle

Parameter	Symbol	HM514405D				Unit	Notes
		-6		-7			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	18	ns	3, 4, 13, 17
Access time from address	t_{AA}	—	30	—	35	ns	3, 5, 13, 17
Access time from $\overline{\text{OE}}$	t_{OAC}	—	15	—	18	ns	3, 17
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	18	—	23	—	ns	
Output buffer turn-off time	t_{OFF1}	—	15	—	15	ns	6, 21
Output buffer turn-off time to $\overline{\text{OE}}$	t_{OFF2}	—	15	—	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	18	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	15	—	18	—	ns	
$\overline{\text{WE}}$ to Din delay time	t_{WDD}	15	—	18	—	ns	
$\overline{\text{OE}}$ pulse width	t_{OEP}	15	—	18	—	ns	
Turn-off to $\overline{\text{RAS}}$	t_{OFFR}	—	15	—	15	ns	6, 21
Turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	15	—	15	ns	6
Output data hold time	t_{OH}	5	—	5	—	ns	
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	5	—	5	—	ns	
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	60	—	70	—	ns	
Read command hold time from $\overline{\text{CAS}}$	t_{RCHC}	15	—	18	—	ns	
Read command hold time from column address	t_{RCHA}	30	—	35	—	ns	

Write Cycle

HM514405D							
Parameter	Symbol	-6		-7		Unit	Notes
		Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	ns	10
Write command hold time	t_{WCH}	10	—	13	—	ns	
Write command pulse width	t_{WP}	10	—	10	—	ns	
Write command to \overline{RAS} lead time	t_{RWL}	10	—	13	—	ns	
Write command to \overline{CAS} lead time	t_{CWL}	10	—	13	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	ns	11
Data-in hold time	t_{DH}	10	—	13	—	ns	11

Read-Modify-Write Cycle

HM514405D							
Parameter	Symbol	-6		-7		Unit	Notes
		Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	133	—	159	—	ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	77	—	90	—	ns	10
\overline{CAS} to \overline{WE} delay time	t_{CWD}	32	—	38	—	ns	10
Column address to \overline{WE} delay time	t_{AWD}	47	—	55	—	ns	10
\overline{OE} hold time from \overline{WE}	t_{OEH}	15	—	18	—	ns	

Refresh Cycle

HM514405D							
Parameter	Symbol	-6		-7		Unit	Notes
		Min	Max	Min	Max		
\overline{CAS} setup time (CBR refresh cycle)	t_{CSR}	10	—	10	—	ns	
\overline{CAS} hold time (CBR refresh cycle)	t_{CHR}	10	—	10	—	ns	
\overline{RAS} precharge to \overline{CAS} hold time	t_{RPC}	10	—	10	—	ns	
\overline{CAS} precharge time in normal mode	t_{CPN}	10	—	13	—	ns	

HM514405D Series

EDO Page Mode Cycle

Parameter	Symbol	HM514405D				Unit	Notes
		-6		-7			
		Min	Max	Min	Max		
EDO page mode cycle time	t_{HPC}	25	—	30	—	ns	22
EDO page mode CAS precharge time	t_{CP}	10	—	13	—	ns	
EDO page mode \overline{RAS} pulse width	t_{RASC}	—	100000	—	100000	ns	12
Access time from \overline{CAS} precharge	t_{ACP}	—	35	—	40	ns	3, 13, 17
\overline{RAS} hold time from \overline{CAS} precharge	t_{RHCP}	35	—	40	—	ns	
Output data hold time from \overline{CAS} low	t_{DOH}	3	—	3	—	ns	
\overline{CAS} hold time referred \overline{OE}	t_{COL}	10	—	13	—	ns	
\overline{CAS} to \overline{OE} setup time	t_{COP}	5	—	5	—	ns	
Read command hold time from \overline{CAS} precharge	t_{RCHP}	35	—	40	—	ns	

EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514405D				Unit	Notes
		-6		-7			
		Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	t_{HPCM}	66	—	77	—	ns	
EDO page mode read-modify-write cycle \overline{CAS} precharge to \overline{WE} delay time	t_{CPW}	52	—	60	—	ns	10

Test Mode Cycle*16

Parameter	Symbol	HM514405D				Unit	Notes
		-6		-7			
		Min	Max	Min	Max		
Test mode \overline{WE} setup time	t_{WS}	0	—	0	—	ns	
Test mode \overline{WE} hold time	t_{WH}	10	—	10	—	ns	

- Notes:
1. AC measurements assume $t_T = 2$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF1}(\text{max})$, $t_{OFF2}(\text{max})$, $t_{OFFR}(\text{max})$ and $t_{WEZ}(\text{max})$ define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPW} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{CPW} \geq t_{CPW}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referred to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or read-modify-write cycle.
 12. t_{RAS} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ -only refresh cycle or a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 18. Either t_{RCH} or t_{RRH} must be satisfied
 19. $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_T$ in read-modify-write cycle.
 20. $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_T$ in read-modify-write cycle.

HM514405D Series


21. Data output turns off and becomes high impedance from later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Hold time and turn off time are specified by the timing specifications of later rising edge of $\overline{\text{RAS}}$ $\overline{\text{CAS}}$ between t_{OHR} and t_{OH} , t_{OFF} and t_{OFF} .
22. t_{HPC} (min) can be achieved during a series of EDO page mode early write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode $\overline{\text{RAS}}$ cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{\text{CAS}}$ cycle t_{HPC} ($t_{\text{CAS}} + t_{\text{CP}} + 2t_{\text{T}}$) becomes greater than the specified t_{HPC} (min) value.
23. t_{CSH} (min) can be achieved when $t_{\text{RCD}} \leq t_{\text{CSH}}$ (min) - t_{CAS} (min).
24. XXX H or L (H: V_{IH} (min) $\leq V_{\text{IN}} \leq V_{\text{IH}}$ (max), L: V_{IL} (min) $\leq V_{\text{IN}} \leq V_{\text{IL}}$ (max))

///// Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


Timing Waveforms *24

Read Cycle




HM514405D Series

Early Write Cycle




Delayed Write Cycle*15




HM514405D Series

Read-Modify-Write Cycle




RAS-Only Refresh Cycle




HM514405D Series

CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle




HM514405D Series

EDO Page Mode Early Write Cycle (t_{HPC} minimum cycle operation)




EDO Page Mode Delayed Write Cycle¹⁵




HM514405D Series


EDO Page Mode Read-Modify-Write Cycle*15



EDO Page Mode Mix Cycle (1)^{*22}



Test Mode Cycle



HM514405D Series

Test Mode Set Cycle

$\overline{\text{WE}}$ and $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle

