

40-CHANNEL SEGMENT/Common DRIVER FOR DOT MATRIX LCD


The KS0065 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 20x2bit bidirectional shift register, 20x2 bit data latch and 20x2 bit driver (refer to Fig 1). This LSI can be used as a common or segment driver.

FUNCTION

- Dot matrix LCD driver with 40 channel output.
- Selectable function to use common/segment drivers simultaneously.
- Input/Output signal
 - output; 20 × 2 channel waveform for LCD driving
 - input ; - Serial display data and control pulse from the controller LSI.
 - Bias voltage (V₁-V₆)

FEATURES

- Display driving bias; static-1/5
- Power supply voltage; +5V ± 10%
- Supply voltage for display: -5V
- interface



2

driver (cascade connection)	controller
Other KS0065, KS0063	KS0066

- CMOS Process
- 60QFP and bare chip available

BLOCK DIAGRAM




Fig 1 KS0065 functional block diagram



PIN CONFIGURATION




Fig 2 60 QFP Top View

PIN(No.)	INPUT/OUTPUT	NAME	DESCRIPTION	INTERFACE																
V _{DD} (24)		Power Supply	For logical circuit (+5V±10%)	Power Supply																
GND(34)			0V (GND)																	
V _{EE} (31)			For LCD driver circuit (-5V)																	
V ₁ V ₂ (44, 45)	Input	Bias Vtg	Bias voltage level for LCD drive (select level)	power																
SC ₁ ~SC ₂₀	Output	Part 1	LCD driver LCD driver output	LCD																
V ₃ V ₄ (46, 47)	Input		Bias Vtg	Bias voltage level for LCD drive (nonselect level)	power															
SHL1 (41)	Input		Data interface	Selection of the shift direction of Part 1 shift register <table border="1"> <tr> <td>SHL1</td> <td>DL1</td> <td>DR1</td> </tr> <tr> <td>V_{DD}</td> <td>out</td> <td>in</td> </tr> <tr> <td>V_{SS}</td> <td>in</td> <td>out</td> </tr> </table>	SHL1	DL1	DR1	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}						
SHL1	DL1	DR1																		
V _{DD}	out	in																		
V _{SS}	in	out																		
DL1, DR1 (35, 36)	Input Output		Data input/output of Part 1 shift register	Controller or KS0065																
SC ₂₁ ~SC ₄₀	Output	Part 2	LCD driver LCD driver output	LCD																
V ₅ V ₆ (48, 49)	Input		Bias Vtg	Bias voltage level for LCD drive (non select level)	power															
SHL2 (42)	Input		Data Interface	Selection of the shift direction of Part 2 shift register <table border="1"> <tr> <td>SHL2</td> <td>DL2</td> <td>DR2</td> </tr> <tr> <td>V_{DD}</td> <td>out</td> <td>in</td> </tr> <tr> <td>V_{SS}</td> <td>in</td> <td>out</td> </tr> </table>	SHL2	DL2	DR2	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}						
SHL2	DL2	DR2																		
V _{DD}	out	in																		
V _{SS}	in	out																		
DL2 DR2 (37, 38)	Input Output		Data input/output of Part 2 shift register	Controller or KS0065																
M (40)	Input	Alternated signal for LCD driver output		Controller																
CL1 CL2 (32, 33)	Input	Data shift /latch clock																		
FCS(43)	Input	Mode selection																		
			<table border="1"> <thead> <tr> <th>PART</th> <th>FCS</th> <th>CL1</th> <th>CL2</th> <th>M plarity</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1</td> <td>V_{SS}</td> <td rowspan="2">latch clock </td> <td rowspan="2">shift clock </td> <td rowspan="2">M</td> </tr> <tr> <td>V_{DD}</td> </tr> <tr> <td rowspan="2">2</td> <td>V_{SS}</td> <td rowspan="2">shift clock </td> <td rowspan="2">latch clock </td> <td rowspan="2">M̄</td> </tr> <tr> <td>V_{DD}</td> </tr> </tbody> </table> <p>Shift/latch clock of display data and polarity of M signal are changed by FCS signal By setting FCS to V_{DD} level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously.</p>	PART	FCS	CL1	CL2	M plarity	1	V _{SS}	latch clock 	shift clock 	M	V _{DD}	2	V _{SS}	shift clock 	latch clock 	M̄	V _{DD}
PART	FCS	CL1	CL2	M plarity																
1	V _{SS}	latch clock 	shift clock 	M																
	V _{DD}																			
2	V _{SS}	shift clock 	latch clock 	M̄																
	V _{DD}																			
NC (39)			No connection pin	N C																

2

MAXIMUM ABSOLUTE LIMIT (Ta=25°C)

Characteristic	Symbol	Value	Unit
Power supply voltage	V _{DD}	-0.3~+7.0	V
Driver supply voltage	V _{LCD}	V _{DD} -13.5~V _{DD} +0.3	V
Input voltage 1	V _{IN1}	-0.3~V _{DD} +0.3	V
Input voltage 2 (V ₁ -V ₆)	V _{IN2}	V _{DD} +0.3~V _{EE} -0.3	V
Operating temperature	T _{opr}	-20~+75	°C
Storage temperature	T _{stg}	-55~+125	°C

* Voltage greater than above may damage to the circuit

* V_{EE}: connect a protection resistor (220Ω ±5%)

ELECTRICAL CHARACTERISTICS

DC characteristics (V_{DD}=+5V±10%, V_{EE}=-5V±10%, V_{SS}=0V, Ta=25°C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Supply current *	I _{DD}	f _{CL2} =400KHz	—	1	mA	—
	I _{EE}	f _{CL1} =1kHz	—	10	μA	
Input voltage	V _{IH}	—	0.7 V _{DD}	V _{DD}	V	CL1, CL2, DL1, DL2 DR1, DR2, SHL1, SHL2, M, FCS
	V _{IL}		0	0.3 V _{DD}		
Input leakage current	I _{IL}	V _{IN} =0-V _{DD}	-5	5	μA	
Output Voltage	V _{OH}	I _{OH} =-0.4mA	V _{DD} -0.4	—	V	DL1, DL2, DR1, DR2
	V _{OL}	I _{OL} =+0.4mA	—	0.4		
Voltage descending	V _{d1}	I _{ON} =0.1mA for one of SC1-SC40	—	1.1	V	V(V ₁ -V ₆)-SC(SC1-SC40)
	V _{d2}	I _{ON} =0.05mA for each SC1-SC40	—	1.5		
Leakage current	I _{V1}	V _{IN} =V _{DD} ~V _{EE} (Output SC1-SC40: floating)	-10	10	μA	V ₁ -V ₅

AC CHARACTERISTICS (V_{DD}=+5V±10%, V_{EE}=-5V±10%, V_{SS}=0V, Ta=25°C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data shift frequency	t _{CL}	—	—	400	KHz	CL2
Clock high level width	t _{cWH}	—	800	—	ns	CL1, CL2
Clock low level width	t _{cWL}	—	800	—		CL2
Clock set-up time	t _{LS}	from CL2 to CL1	500	—		CL1, CL2
	t _{TS}	from CL1 to CL2	500	—		
Clock rise/fall time	t _{CT}	—	—	200		
Data set-up time	t _{SU}	—	300	—		DL1, DL2, DR1, DR2, FLM
Data hold time	t _{DH}	—	300	—		
Data delay time	t _{PD}	CL=15pF	—	500		DL1, DL2, DR1, DR2

* Input/output current is excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at "H" or "L".

TIMING CHARACTERISTICS




Fig 3 AC characteristics

FUNCTIONAL DESCRIPTION

1) To drive segment type

When the FCS is connected to VSS, KS0065 (SC1-SC40) is operated as segment driver (refer to fig 4)




Fig 4 Segment Data Waveforms

2

2) To drive common type

When the FCS is connected to VDD, only part2 (SC21-SC40) of KS0065 is operated as common driver (refer to Fig 5)




Fig 5 Common Data Waveforms

LCD OUTPUT WAVEFORMS





Fig 6 Output waveform

*1: To use for same function of part 1 and part 2, V3 and V5, V4 and V6 of power supply for LCD driver are short circuited respectively.


APPLICATION CIRCUIT

1) Segment driver




2


2) Common driver



3) Segment/common driver



PAD DIAGRAM




PAD LOCATION

No	name	coordinate		No	name	coordinate		No	name	coordinate	
		X	Y			X	Y			X	Y
1	V _{EE}	304.5	120	21	Y ₃₈	2805	745	41	Y ₁₈	1075	2290
2	CL ₁	459.5	120	22	Y ₃₇	2805	900	42	Y ₁₇	920	2290
3	CL ₂	614.5	120	23	Y ₃₆	2805	1055	43	Y ₁₆	765	2290
4	V _{SS}	789.5	120	24	Y ₃₅	2805	1210	44	Y ₁₅	610	2290
5	DL ₁	924.5	120	25	Y ₃₀	2805	1365	45	Y ₁₄	455	2290
6	DR ₁	1079.5	120	20	Y ₃₁	2805	1520	46	Y ₁₃	300	2290
7	DL ₂	1234.5	120	27	Y ₃₂	2805	1675	47	Y ₁₂	120	2270
8	DR ₂	1389.5	120	28	Y ₃₃	2805	1830	48	Y ₉	120	1915
9	M	1544.5	120	29	Y ₃₄	2805	1985	49	Y ₁₀	120	1760
10	SHL ₁	1699.5	120	30	Y ₂₉	2805	2140	50	Y ₁₁	120	1605
11	SHL ₂	1854.5	120	31	Y ₂₈	2625	2290	51	Y ₈	120	1450
12	FCS	2009.5	120	32	Y ₂₇	2470	2290	52	Y ₇	120	1295
13	V ₁	2164.5	120	33	Y ₂₆	2215	2290	53	V _{DD}	120	1140
14	V ₂	2319.5	120	34	Y ₂₅	2160	2290	54	Y ₆	120	985
15	V ₃	2474.5	120	35	Y ₂₄	2005	2290	55	Y ₅	120	830
16	V ₄	2629.5	120	36	Y ₂₃	1850	2290	56	Y ₄	120	675
17	V ₅	2784.5	120	37	Y ₂₂	1695	2290	57	Y ₃	120	520
18	V ₆	2805	280	38	Y ₂₁	1540	2290	58	Y ₂	120	365
19	Y ₄₀	2805	435	39	Y ₂₀	1385	2290	59	Y ₁	120	210
20	Y ₃₉	2805	590	40	Y ₁₉	1230	2290				


PACKAGE DIMENSIONS

Dimensions in Millimeters

60-QFP-1414A



64-QFP-1420D




3


PACKAGE DIMENSIONS

Dimensions in Millimeters

128-QFP-1420





98-TAB-35mm



3

PACKAGE DIMENSIONS


Dimensions in Millimeters



ELECTRONICS

PACKAGE DIMENSIONS

Dimensions in Millimeters



3