



Integrated Device Technology, Inc.

# 256K (16K x 16-BIT) & 128K (8K x 16-BIT) CMOS STATIC RAM MODULE

IDT8M656S  
IDT8M628S

## FEATURES:

- High-density 256K/128K-bit CMOS static RAM modules
- 16K x 16 organization (IDT8M656) with 8K x 16 option (IDT8M628)
- Upper byte (I/O<sub>9-16</sub>) and lower byte (I/O<sub>1-8</sub>) separated control — Flexibility in application
- Equivalent to JEDEC standard for future monolithic 16K x 16/8K x 16 static RAMs
- High-speed
  - Military: 50ns (max.)
  - Commercial: 40ns (max.)
- Low power consumption: typically less than 825mW operating (IDT8M656), less than 40mW in standby
- Utilizes IDT7164s — high-performance 64K static RAMs produced with advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 40-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters

## DESCRIPTION:

The IDT8M656S/IDT8M628S are 256K/128K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using four IDT7164 8K x 8 static RAMs (IDT8M656S) or two IDT7164 static RAMs (IDT8M628S) in leadless chip carriers.

Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address A<sub>13</sub> to select one of the two 8K x 16 RAMs as the by-16 output and using LB and UB as two extra chip select functions for lower byte (I/O<sub>1-8</sub>) and upper byte (I/O<sub>9-16</sub>) control, respectively. (On the IDT8M628S 8K x 16 option, A<sub>13</sub> needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT7164s fabricated in IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 256K/128K static RAMs available.


The IDT8M656S/IDT8M628S are available with access times as fast as 40ns over the commercial temperature range, with maximum operating power consumption of only 1.98mW (IDT8M656S 16K x 16 option). The module also offers a full standby mode of 440mW (max.).

The IDT8M656S/IDT8M628S are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT7164s in leadless chip carriers.

All inputs and outputs of the IDT8M656S/IDT8M628S are TTL-compatible and operate from a single 5V supply. (NOTE: Both VCC pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM




13

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987

**PIN CONFIGURATION**



- For module dimensions, please refer to module drawing M3 in the packaging section.

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**PIN NAMES**

A <sub>0-13</sub>	Addresses
I/O <sub>1-16</sub>	Data Input/Output
CS	Chip Select
V <sub>CC</sub>	Power
WE	Write Enable
OE	Output Enable
GND	Ground
UB	Upper Byte Control
LB	Lower Byte Control

**NOTES:**

- Both V<sub>CC</sub> pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.
- On IDT8M628S, 128K (8K x 16-Bit) option, A<sub>13</sub> (pin 35) is required external grounding for proper operation.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

- V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to 125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**DC ELECTRICAL CHARACTERISTICS**

$V_{CC} = 5.0V \pm 10\%$ ,  $V_{CC} (Min.) = 4.5V$ ,  $V_{CC} (Max.) = 5.5V$ ,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} = -0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS	IDT8M656S		IDT8M628S		UNIT		
			MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.			
$ I_{II} $	Input Leakage Current	$V_{CC} = Max.$ ; $V_{IN} = GND \text{ to } V_{CC}$	—	—	15	—	—	15	$\mu A$
$ I_{LO} $	Output Leakage Current	$V_{CC} = Max.$ $\overline{CS} = V_{IH}$ , $V_{OUT} = GND \text{ to } V_{CC}$	—	—	15	—	—	15	$\mu A$
$I_{CCX16}$	Operating Current In X16 Mode	$\overline{CS}$ , $\overline{UB}$ & $\overline{LB} = V_{IL}$ $V_{CC} = Max.$ , Output Open $f = f_{MAX}$	—	165	360	—	160	320	mA
$I_{CCX8}$	Operating Current In X8 Mode	$\overline{CS} = V_{IL}$ , $\overline{UB}$ or $\overline{LB} = V_{IL}$ $V_{CC} = Max.$ , Output Open $f = f_{MAX}$	—	100	220	—	82	180	mA
$I_{SB}$ & $I_{SB1}$	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$ or $\overline{UB} \geq V_{IH}$ and $\overline{LB} \geq V_{IH}$ $V_{CC} = Max.$ Output Open	—	8	80 <sup>(2)</sup>	—	4	40 <sup>(2)</sup>	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 8mA$ , $V_{CC} = Min.$	—	—	0.4	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4mA$ , $V_{CC} = Min.$	2.4	—	—	2.4	—	—	V

**NOTE:**

- $V_{CC} = 5V$ ,  $T_A = +25^\circ C$
- $I_{SB}$  and  $I_{SB1}$  of IDT8M656S/IDT8M628S at commercial temperature = 60mA/30mA.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
 (for  $t_{CLZ1,2}$ ,  $t_{OLZ}$ ,  $t_{CHZ1,2}$ ,  $t_{OHZ}$ ,  $t_{ow}$ ,  $t_{whz}$ )

\*Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT8M656S40 IDT8M628S40		IDT8M656S50 IDT8M628S50		IDT8M656S70 IDT8M628S70		IDT8M628S85 IDT8M656S85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	40	—	50	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	40	—	50	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	40	—	50	—	70	—	85	ns
$t_{CLZ1,2}^{(1)}$	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	25	—	30	—	40	—	50	ns
$t_{OLZ}$	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{CHZ}^{(1)}$	Chip Select to Output in High Z	—	15	—	20	—	30	—	35	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High Z	—	15	—	20	—	30	—	35	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{PU}^{(1)}$	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselect to Power Down Time	—	40	—	50	—	70	—	85	ns
$t_{WC}$	Write Cycle Time	40	—	50	—	70	—	85	—	ns
$t_{CW}$	Chip Selection to End of Write	35	—	45	—	65	—	75	—	ns
$t_{AW}$	Address Valid to End of Write	35	—	45	—	65	—	75	—	ns
$t_{AS}$	Address Set-up Time	5	—	5	—	10	—	10	—	ns
$t_{WP}$	Write Pulse Width	30	—	40	—	55	—	65	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	5	—	10	—	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High Z	—	15	—	20	—	30	—	35	ns
$t_{DW}$	Data to Write Time Overlap	15	—	20	—	30	—	35	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	5	—	ns
$t_{OW}^{(1)}$	Output Active from End of Write	5	—	5	—	5	—	5	—	ns

**NOTE:**

1. This parameter guaranteed but not tested.


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT8M656S50 IDT8M628S50		IDT8M656S60 IDT8M628S60		IDT8M656S70 IDT8M628S70		IDT8M656S85 IDT8M628S85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	50	—	60	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	50	—	60	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	50	—	60	—	70	—	85	ns
$t_{CLZ1,2}^{(1)}$	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	30	—	35	—	40	—	50	ns
$t_{OLZ}^{(1)}$	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{CHZ}^{(1)}$	Chip Select to Output in High Z	—	20	—	25	—	30	—	35	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High Z	—	20	—	25	—	30	—	35	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{PU}^{(1)}$	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselect to Power Down Time	—	50	—	60	—	70	—	85	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	50	—	60	—	70	—	85	—	ns
$t_{CW}$	Chip Selection to End of Write	45	—	55	—	65	—	75	—	ns
$t_{AW}$	Address Valid to End of Write	45	—	55	—	65	—	75	—	ns
$t_{AS}$	Address Set-up Time	5	—	10	—	10	—	10	—	ns
$t_{WP}$	Write Pulse Width	40	—	45	—	55	—	65	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	5	—	10	—	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High Z	—	20	—	20	—	25	—	30	ns
$t_{DW}$	Data to Write Time Overlap	20	—	25	—	30	—	35	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	5	—	ns
$t_{OW}^{(1)}$	Output Active from End of Write	5	—	5	—	5	—	5	—	ns


**NOTE:**

1. This parameter guaranteed but not tested.


**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**



**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>**




**NOTES:**

1.  $\overline{WE}$  is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$  and  $\overline{UB}, \overline{LB} = V_{IL}$  for 16 output active.
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$
5. Transition is measured  $\pm 200\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1, 2, 3, 7)</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)** <sup>(1, 2, 3, 5)</sup>



**NOTES:**

- $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
- A write occurs during the overlap ( $t_{WR}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
- Transition is measured  $\pm 200\text{mV}$  from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- During a  $\overline{WE}$  controlled write cycle, write pulse ( $t_{WP}$ )  $> t_{WHZ} + t_{DW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{UB}$	$\overline{LB}$	$\overline{OE}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	X	X	X	High Z	Standby
Standby	L	H	H	X	X	High Z	Standby
Read	L	L	L	L	H	DATA <sub>OUT 1-16</sub>	Active
Lower Byte Read	L	H	L	L	H	DATA <sub>OUT 1-8</sub>	Active (X8)
Upper Byte Read	L	L	H	L	H	DATA <sub>OUT 9-16</sub>	Active (X8)
Read	L	L	L	H	H	High Z	Active
Lower Byte Read	L	H	L	H	H	High Z	Active (X8)
Upper Byte Read	L	L	H	H	H	High Z	Active (X8)
Write	L	L	L	X	L	DATA <sub>IN 1-16</sub>	Active
Lower Byte Write	L	H	L	X	L	DATA <sub>IN 1-8</sub>	Active (X8)
Upper Byte Write	L	L	H	X	L	DATA <sub>IN 9-16</sub>	Active (X8)

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	35	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	40	pF

**NOTE:**

- This parameter is sampled and not 100% tested.

**ORDERING INFORMATION**

