

# HM62A9128/8128 Series

131072-word × 9 (8)-bit Synchronous Cache SRAM

## Features

- For high speed cache memory applications
- Pipeline access capability with on-chip address, strobe and I/O registers
- Organization: 128 kword × 9(8) bit
- SOJ - 32-pin
- TTL I/O


## Main Characteristics

Item	Spec.	Remarks
Clock cycle time	20 ns (min)	
Clock to data valid	10 ns (max)	
Power dissipation	825 mW (max)	50 MHz

## Ordering Information

Type No.	Clock cycle time	Package
HM62A9128JP-20	20 ns	32-pin SOJ
HM62A8128JP-20	20 ns	(CP-32D)

## Pin Arrangement



## Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
WE	Write enable
OE	Output enable
CE	Chip enable
CLK	Clock input
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection (for × 8)

4


HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

4-9

# HM62A9128/8128 Series

## Block Diagram



## Function Table


### Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Din	CLK	SRAM mode	Next cycle Dout	Ref. cycle
H	X	X	X	↗	Not selected	High-Z	Read cycle
L	H	H	X	↗	Not selected	High-Z	
L	L	H	X	↗	Read	Read data	Read cycle
L	H	L	Data	↗	Write	High-Z	Write cycle
L	L	L	Data	↗	Write	High-Z	

- Note:
1. After power-on ( $V_{CC}$  in specification), CLK will be active for 10 cycles before any operation starts.
  2.  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{WE}$  will be in specification for at least 2 cycles before the first operation starts.
  3. When the write after the read, the wait status more than 2cycles should be inserted due to the avoidance of data collision.

**HITACHI**

**Registers**

CLK	Mode	Register output
	Load	Register input
L or H	Hold	Not changed

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (bias)	-10 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
	V <sub>SS</sub>	0	0	0	V	
Input voltage	V <sub>IH</sub>	2.2	—	6.0	V	
	V <sub>IL</sub>	-0.5	—	0.8	V	1

Note: 1. -2.0 V for pulse width ≤ 10 ns

## HM62A9128/8128 Series

DC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	10	$\mu\text{A}$	Dout High-Z state $V_{I/O} = V_{SS}$ to $V_{CC}$
Average operating current	$I_{CC1}$	—	—	150	mA	Min. cycle, $CE = V_{IL}$ Duty: 100%, $I_{I/O} = 0\text{ mA}$
Standby power supply current	$I_{SB}$	—	—	110	mA	$CLK \leq V_{IL}$ , Min. cycle
	$I_{SB1}$	—	—	10	mA	Power standby, $CLK \leq 0.2\text{ V}$ , $CE \geq V_{CC} - 0.2\text{ V}$ $V_{in} \leq 0.2\text{ V}$ or $V_{in} \geq V_{CC} - 0.2\text{ V}$
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4\text{ mA}$

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$


Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%)

Test Conditions

- Input pulse levels: VSS to 3.0 V
- Input rise and fall times: 2 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figure



Read and Write Cycle


Parameter	Symbol	Min	Max	Unit	Notes
Clock cycle time	t <sub>CC</sub>	20	—	ns	3
Clock high pulse width	t <sub>CH</sub>	5	—	ns	
Clock low pulse width	t <sub>CL</sub>	5	—	ns	
Input setup time (address, data, strobcs)	t <sub>IS</sub>	3	—	ns	
Input hold time (address, data, strobcs)	t <sub>IH</sub>	1	—	ns	
Clock to output data valid	t <sub>AC</sub>	—	10	ns	
Output data hold from clock	t <sub>OH</sub>	3	—	ns	
Clock to output in Low-Z	t <sub>LZ</sub>	0	—	ns	1, 2
Clock to output in High-Z	t <sub>HZ</sub>	—	10	ns	1, 2

- Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B).  
 2. This parameter is sampled and not 100% tested.  
 3. The rise time and fall time of CLK: 10 ns(max.)

# HM62A9128/8128 Series


## Timing Waveforms

### Read Cycle



HITACHI

Write/Read Cycle




4

HITACHI


# HM62A9128/8128 Series

## Pipelined Read Cycle



**HITACHI**

Pipelined Write Cycle




4

HITACHI

# HM62A9128/8128 Series

## Alternate Read/Write/Read Cycle



**HITACHI**