



**PRELIMINARY  
BiCMOS SRAM**

**KM69B257**

SAMSUNG ELECTRONICS INC 42E D ■ 7964142 0010937 T ■ SM6K

T-46-23-14

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Operating Temperature	T <sub>A</sub>	0 to +70	°C

\* NOTE: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



**OPERATING CONDITIONS (0°C ≤ T<sub>A</sub> ≤ 70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V

**DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5V±10%, T<sub>A</sub>=0°C to +70°C)**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> =Max, V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>			2	μA
Output Leakage Current	I <sub>O</sub>	$\overline{CS1}=V_{IH}$ or CS2=V <sub>IL</sub> , WE=V <sub>IL</sub> V <sub>I/O</sub> =V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> =max.			10	μA
Operating Current	I <sub>CC1</sub>	f <sub>MAX</sub> =0, I <sub>I/O</sub> =0mA, CS1=V <sub>IL</sub> , CS2=V <sub>IH</sub>			85	mA
	I <sub>CC2</sub>	CS1=V <sub>IL</sub> , CS2=V <sub>IH</sub> , I <sub>O</sub> =0mA, Min Cycle=100% Duty	-10		195	
			-12		175	
			-15		155	
-20				130		
Standby Current	I <sub>SB</sub>	CS1=V <sub>IH</sub> , or CS2=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>			20	mA
	I <sub>SB1</sub>	CS1 ≥ V <sub>CC</sub> -0.2V, CS2 ≤ 0.2V V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V			8	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =8mA			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-4mA	2.4			V
Input High Voltage	V <sub>IH</sub>		2.2		V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub>	Min=-3.0V for <20ns pulse*	-0.5		0.8	V

\* Note: This V<sub>IL</sub> description is not a test condition. It is an Absolute Maximum Rating. V<sub>IL</sub> condition greater than those described may cause improper functional operation of the device.

**CAPACITANCE\* (0°C ≤ T<sub>A</sub> ≤ 70°C)**

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	—	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	7	pF

\* Note: Sampled, not 100% tested.

T-46-23-14  
**PRELIMINARY**  
**BiCMOS SRAM**


**KM69B257**

SAMSUNG ELECTRONICS INC 42E D ■ 7964142 0010938 1 ■ SMGK

**TEST CONDITIONS** ( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ , unless otherwise specified)


Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

**Output Load (A)**



**Output Load (B)**

(for  $t_{HZ}$ ,  $t_{OH}$ ,  $t_{LZ}$ ,  $t_{OLZ}$ ,  $t_{wZ}$  &  $t_{wO}$ )



\* Including Scope and Jig Capacitance

**READ CYCLE** ( $V_{CC}=5V\pm 10\%$ ,  $T_A=0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	KM69B257-10		KM69B257-12		KM69B257-15		KM69B257-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	10		12		15		20		ns
Address Access Time	$t_{AA}$		10		12		15		20	ns
Chip Select to Output	$t_{ACS}$		10		12		15		20	ns
Chip Select to Low-Z Output	$t_{LZ}$	3		3		3		3		ns
Output Enable to Valid Output	$t_{OE}$		5		6		6		6	ns
Output Enable to Low-Z Output	$t_{OLZ}$	1		1		1		2		ns
Chip Disable to High-Z Output	$t_{HZ}$		4		5		6		8	ns
Output Disable to High-Z Output	$t_{OHZ}$		4		5		6		8	ns
Output Hold from Address Change	$t_{OH}$	3		3		3		3		ns


# KM69B257

# PRELIMINARY BiCMOS SRAM


SAMSUNG ELECTRONICS INC 42E D 7964142 0010939 3 SM6K

TIMING WAVEFORM OF READ CYCLE NO. 1 (Note 1, 2, 6)

T-46-23-14



TIMING WAVEFORM OF READ CYCLE NO. 2 (Note 1, 3)



**Notes (Read Cycle):**

1. WE is high for ready cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. At any given temperature and voltage condition, t<sub>HZ</sub>(maximum) is less than t<sub>LZ</sub> (minimum) both for a given device and from device to device.
4. Transition is measured ±200mV from steady state voltage with Load (B).
5. This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS1=V<sub>IL</sub>, CS2=V<sub>IH</sub>.

# KM69B257

# PRELIMINARY BICMOS SRAM


SAMSUNG ELECTRONICS INC 42E D ■ 7964142 0010940 T ■ SM6K

## WRITE CYCLE ( $V_{CC}=5V \pm 10\%$ , $T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$ )

T-46-23-14

Parameter	Symbol	KM69B257-10		KM69B257-12		KM69B257-15		KM69B257-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	10		12		15		20		ns
Chip Select to End of Write	$t_{CW}$	6		8		10		13		ns
Address Set-up Time	$t_{AS}$	0		0		0		0		ns
Address Valid to End of Write	$t_{AW}$	6		8		10		13		ns
Write Pulse Width	$t_{WP}$	6		8		10		13		ns
Write Recovery Time	$t_{WR}$	0		0		0		0		ns
Write to Output High-Z	$t_{WZ}$		4		6		6		8	ns
Data to Write Time Overlap	$t_{DW}$	6		6		8		10		ns
Data Hold from Write Time	$t_{DH}$	0		0		0		0		ns
End Write to Output Low-Z	$t_{OW}$	3		3		3		3		ns


## TIMING WAVEFORM OF WRITE CYCLE ( $\overline{WE}$ Controlled) (Notes 1, 2, 5, 6)



KM69B257

SAMSUNG ELECTRONICS INC 42E D ■ 7964142 0010941 1 ■ SMGK

TIMING WAVEFORM OF WRITE CYCLE ( $\overline{CS1}$ , CS2 Controlled) (Notes 1, 2, 5, 6)



Notes: (Write Cycle)

1. A write occurs during the overlap ( $t_{wp}$ ) of a low  $\overline{CS1}$ , a high CS2, and a low  $\overline{WE}$ .
2. All write cycle timing is referenced from the last valid address to the first transition address.
3. Transition is measured  $\pm 200mV$  from steady state voltage with Load (B).
4. This parameter is sampled and not 100% tested.
5. At any given temperature and voltage condition,  $t_{wz}$ (maximum) is less than  $t_{ow}$ (minimum) both for a given device and from device to device.
6.  $\overline{CS1}$  or  $\overline{WE}$  must be high or CS2 must be low during address transition.

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	CS2	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current	Mode
H	X	X	X	High-Z	$I_{SB}$ , $I_{SB1}$	Standby Mode
X	L	X	X	High-Z	$I_{SB}$ , $I_{SB1}$	Standby Mode
L	H	H	H	High-Z	$I_{CC}$	Output Disable
L	H	H	L	D <sub>OUT</sub>	$I_{CC}$	Read
L	H	L	X	D <sub>IN</sub>	$I_{CC}$	Write

\* Note: X means Don't Care

**KM69B257**

**PRELIMINARY  
BiCMOS SRAM**




SAMSUNG ELECTRONICS INC 42E D ■ 7964142 0010942 3 ■ SMGK

**PACKAGE DIMENSIONS**

**32 PIN PLASTIC DUAL IN LINE PACKAGE**

**T-46-23-14**

Unit: Inches (millimeters)



**32 PIN PLASTIC SMALL OUT LINE J FORM PACKAGE**

