

512KB CMOS 3.1 COAST CACHE MODULE FOR THE INTEL PENTIUM™ CPU

PRELIMINARY
MARCH 1997

FEATURES

- Low-cost, card-edge low-profile (CELP) module with 160 leads
- For Intel Pentium CPU-based systems
- Separate 5V and 3.3V power supplies
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- CMOS SRAMs for low power
- Conforms to Intel 3.1 COAST specification

DESCRIPTION


ISSI's IS6MC512L is an L2 cache module designed for use with Intel Pentium CPU-based systems. This ISSI synchronous cache module uses IS61C6432 64K x 32 pipelined synchronous burst static RAMs which are mounted on a multilayer board. In addition, this module uses a single 5V 8-bit wide CMOS SRAM for the tag.

On-board logic, 3.3V data RAM, and a 5V tag RAM provide an exact interface between the module and the PC chipset. Four PD (presence detect) input pins allow the system to determine the particular cache configuration.

ISSI's CELP 160-lead module provides space savings that allows the customer to design additional functions into the system or to shrink the size of the motherboard.

All inputs and outputs are TTL-compatible. Multiple GND pins and on-board decoupling capacitors provide maximum protection from noise.

IS6MC512L FUNCTIONAL BLOCK DIAGRAM



PRESENCE DETECT TABLE

| PD3 | PD2 | PD1 | PD0 | MODULE |
|-----|-----|-----|-----|------------------|
| NC | NC | NC | NC | No Cache Present |
| GND | NC | NC | NC | IS6MC512L |

This document contains PRELIMINARY data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

PIN CONFIGURATION

| | | | |
|------|-----|----|------|
| GND | 81 | 1 | GND |
| TIO1 | 82 | 2 | TIO0 |
| TIO7 | 83 | 3 | TIO2 |
| TIO5 | 84 | 4 | TIO6 |
| TIO3 | 85 | 5 | TIO4 |
| NC | 86 | 6 | NC |
| VCC5 | 87 | 7 | VCC3 |
| NC | 88 | 8 | TWE |
| CADV | 89 | 9 | CADS |
| GND | 90 | 10 | GND |
| COE | 91 | 11 | CWE4 |
| CWE5 | 92 | 12 | CWE6 |
| CWE7 | 93 | 13 | CWE0 |
| CWE1 | 94 | 14 | CWE2 |
| VCC5 | 95 | 15 | VCC3 |
| CWE3 | 96 | 16 | CCS |
| NC | 97 | 17 | GWE |
| NC | 98 | 18 | BWE |
| GND | 99 | 19 | GND |
| NC | 100 | 20 | A3 |
| A4 | 101 | 21 | A7 |
| A6 | 102 | 22 | A5 |
| A8 | 103 | 23 | A11 |
| A10 | 104 | 24 | A16 |
| VCC5 | 105 | 25 | VCC3 |
| A17 | 106 | 26 | A18 |
| GND | 107 | 27 | GND |
| A9 | 108 | 28 | A12 |
| A14 | 109 | 29 | A13 |
| A15 | 110 | 30 | ADSP |
| NC | 111 | 31 | ESC1 |
| PD0 | 112 | 32 | ESC2 |
| PD2 | 113 | 33 | PD1 |
| PD4 | 114 | 34 | PD3 |
| GND | 115 | 35 | GND |
| CLK0 | 116 | 36 | CLK1 |
| GND | 117 | 37 | GND |
| D63 | 118 | 38 | D62 |
| VCC5 | 119 | 39 | VCC3 |
| D61 | 120 | 40 | D60 |
| D59 | 121 | 41 | D58 |
| D57 | 122 | 42 | D56 |
| GND | 123 | 43 | GND |
| D55 | 124 | 44 | D54 |
| D53 | 125 | 45 | D52 |
| D51 | 126 | 46 | D50 |
| D49 | 127 | 47 | D48 |
| GND | 128 | 48 | GND |
| D47 | 129 | 49 | D46 |
| D45 | 130 | 50 | D44 |
| D43 | 131 | 51 | D42 |
| VCC5 | 132 | 52 | VCC3 |
| D41 | 133 | 53 | D40 |
| D39 | 134 | 54 | D38 |
| D37 | 135 | 55 | D36 |
| GND | 136 | 56 | GND |
| D35 | 137 | 57 | D34 |
| D33 | 138 | 58 | D32 |
| D31 | 138 | 59 | D30 |
| VCC5 | 140 | 60 | VCC3 |
| D29 | 141 | 61 | D28 |
| D27 | 142 | 62 | D26 |
| D25 | 143 | 63 | D24 |
| GND | 144 | 64 | GND |
| D23 | 145 | 65 | D22 |
| D21 | 146 | 66 | D20 |
| D19 | 147 | 67 | D18 |
| VCC5 | 148 | 68 | VCC3 |
| D17 | 149 | 69 | D16 |
| D15 | 150 | 70 | D14 |
| D13 | 151 | 71 | D12 |
| GND | 152 | 72 | GND |
| D11 | 153 | 73 | D10 |
| D9 | 154 | 74 | D8 |
| D7 | 155 | 75 | D6 |
| VCC5 | 156 | 76 | VCC3 |
| D5 | 157 | 77 | D4 |
| D3 | 158 | 78 | D2 |
| D1 | 159 | 79 | D0 |
| GND | 160 | 80 | GND |

TOP VIEW OF CONNECTOR (BURNDY CELP 2X80SC)

PIN DESCRIPTIONS

| | |
|-----------|--------------------------------|
| A18-A3 | Address Inputs |
| A18-A5 | Tag Address Inputs |
| CLK0 | Clock Input |
| CLK1 | Clock Input |
| D63-D0 | Cache Data Inputs/Outputs |
| TIO7-TIO0 | Tag Inputs/Outputs |
| PD0-PD3 | Presence Detect Pins |
| COE | Cache Data Output Enable Input |
| TWE | Tag Write Enable Input |
| CWE7-CWE0 | Cache Data Write Enable Input |
| CCS | Cache Data Chip Enable Input |
| CADS | Cache Address Status Input |
| ADSP | Processor Address Status Input |
| CADV | Burst Address Advance |
| GWE | Global Write Input |
| BWE | Byte Write Enable Input |
| ECS1 | Expansion Chip Select Input |
| ECS2 | Expansion Chip Select Output |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|--|-------------------------------|------|
| V _{CC5} | Power Supply Voltage with Respect to GND | -0.5 to V _{CC} + 0.5 | V |
| V _{CC3} | Power Supply Voltage with Respect to GND | -0.5 to V _{CC} + 0.3 | V |
| T _{BIAS} | Temperature Under Bias | -10 to +85 | °C |
| T _{STG} | Storage Temperature | -55 to +125 | °C |
| T _A | Operating Temperature | 0 to +70 | °C |
| I _{OUT} | DC Output Current (LOW) | 100 | mA |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (T_A = 0°C to +70°C)

| Symbol | Parameter | Range |
|------------------|---------------------|----------------|
| V _{CC3} | 3.3V Supply Voltage | 3.3V +10%, -5% |
| V _{CC5} | 5.0V Supply Voltage | 5.0V ±10% |

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)


| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | I _{OH} = -5.0 mA | 2.4 | — | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 5.0 mA | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage | | -0.3 | 0.8 | V |
| I _{LI} | Input Leakage Current | GND ≤ V _{IN} ≤ V _{CC} | -20 | 20 | μA |
| I _{LO} | Output Leakage Current | GND ≤ V _{OUT} ≤ V _{CC} , $\overline{OE} = V_{IH}$ | -10 | 10 | μA |

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|------------------|-----------------------------------|--|------|------|------|
| I _{CC3} | 3.3V Supply Current | V _{CC3} = Max., $\overline{CCS} \leq V_{IL}$ f = f _{MAX} , Outputs Open | — | 400 | mA |
| I _{CC5} | 5.0V Supply Current | V _{CC5} = Max., $\overline{CCS} \leq V_{IL}$ f = f _{MAX} , Outputs Open | — | 150 | mA |
| I _{SB3} | Standby 3.3V Power Supply Current | V _{CC3} = Max., $\overline{CCS} \geq V_{CC} - 0.2V$ V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} - 0.2V, f = 0, Outputs Open | — | 120 | mA |
| I _{SB5} | Standby 5.0V Power Supply Current | V _{CC5} = Max., $\overline{CCS} \geq V_{CC} - 0.2V$ V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} - 0.2V, f = 0, Outputs Open | — | 30 | mA |

MODULE DIMENSIONS

IS6MC512L PIPELINED BURST MODULE



ORDERING INFORMATION

| Density (KBytes) | Speed (MHz) | Order Part Number |
|------------------|-------------|-------------------|
| 512 | 60 | IS6MC512L-60 |
| 512 | 66 | IS6MC512L-66 |