

# SN55501E

## AC PLASMA DISPLAY DRIVER

D2472, APRIL 1986—REVISED DECEMBER 1989

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Stand-by Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15-mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN55501C,  
SN55501D

### description

The SN55501E is a monolithic BIDFET<sup>†</sup> integrated circuit designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. This device has diode-clamped CMOS inputs.

The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low will switch low when STROBE is low if SUSTAIN is high. All other outputs remain high. When SUSTAIN is switched low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the SUSTAIN pulse required in the operation of an ac plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low stand-by power consumption. All outputs contain clamp diodes to the VCC2 and GND supply inputs.

The SN55501E is characterized for operation over the full military temperature range of -55°C to 125°C.

J PACKAGE  
(TOP VIEW)

CLOCK	1	40	VCC1
SUSTAIN	2	39	DATA IN
STROBE	3	38	SERIAL OUT
Q1	4	37	Q32
Q2	5	36	Q31
Q3	6	35	Q30
Q4	7	34	Q29
Q5	8	33	Q28
Q6	9	32	Q27
Q7	10	31	Q26
Q8	11	30	Q25
Q9	12	29	Q24
Q10	13	28	Q23
Q11	14	27	Q22
Q12	15	26	Q21
Q13	16	25	Q20
Q14	17	24	Q19
Q15	18	23	Q18
Q16	19	22	Q17
GND	20	21	VCC2

FD OR FJ PACKAGE  
(TOP VIEW)

Q1	NC	STROBE	SUSTAIN	CLOCK	NC	VCC1	DATA IN	SERIAL OUT	NC	Q32
Q2	7				1	44	43	42	41	40
Q3	8									39
Q4	9									38
Q5	10									37
Q6	11									36
Q7	12									35
Q8	13									34
Q9	14									33
Q10	15									32
Q11	16									31
Q12	17									30
	18	19	20	21	22	23	24	25	26	27
	Q13	Q14	Q15	Q16	Q17	Q18	Q19	Q20		28

NC—No internal connection

<sup>†</sup>BIDFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1989, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN55501E AC PLASMA DISPLAY DRIVER

logic symbol<sup>†</sup>



functional block diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the J package.

FUNCTION TABLE

FUNCTION	INPUTS				OUTPUTS							
	DATA	CLOCK	STROBE	SUSTAIN	R1	R2	R3...R32	SERIAL DATA	Q1	Q2	Q3...Q32	
LOAD	H	↑	H	H	H	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
	L	↑	H	H	L	R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
STROBE	X	X	H	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	H	H	H...H	
	X	H	L	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	R1	R2	R3...R32	
SUSTAIN	X	X	X	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	L	L	L...L	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.


R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1<sub>n</sub>...R32<sub>n</sub> = levels at shift-register outputs R1 through R32 respectively, before the most recent ↑ transition at the CLOCK input.


TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**typical operating sequence**



**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, VCC1 (see Note 1) .....	15 V
Supply voltage, VCC2 .....	100 V
Input voltage .....	VCC1 + 0.3 V
Continuous total power dissipation .....	See Dissipation Rating Table
Operating free-air temperature range, TA .....	-55°C to 125°C
Storage temperature range .....	-65°C to 150°C
Case temperature for 60 seconds: FD or FJ package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package .....	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

**DISSIPATION RATING TABLE**

PACKAGE	TA ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE TA	TA = 125°C POWER RATING
FD or FJ	1825 mW	14.6 mW/°C	25 °C	365 mW
J	1825 mW	22.0 mW/°C	67 °C	550 mW

# SN55501E

## AC PLASMA DISPLAY DRIVER

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>		0		100	V
High-level input voltage, V <sub>IH</sub>		0.75 V <sub>CC1</sub>			
Low-level input voltage, V <sub>IL</sub>			0.25 V <sub>CC1</sub>		
Peak high-level Q output current, I <sub>OH</sub>				-20	mA
Peak low-level Q output current, I <sub>OL</sub>				20	mA
High-level Q output clamp current, I <sub>OKH</sub>				20	mA
Low-level Q output clamp current, I <sub>OKL</sub>				-20	mA
Clock frequency, f <sub>clock</sub> , at or below, 25°C junction temperature (see Note 2)		0		8	MHz
Duration of high or low clock pulse, t <sub>w</sub>		62			ns
Setup time, t <sub>su</sub>	Data inputs before CLOCK†	20			ns
	Data hold time after CLOCK†	50			
Hold time, t <sub>h</sub>	STROBE high after CLOCK†	150			ns
	STROBE high after SUSTAIN†	250			
Operating free-air temperature, T <sub>A</sub>		-55	125		°C
Operating case temperature, T <sub>C</sub>			125		

NOTE 2: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above T<sub>J</sub> = 25°C.

### electrical characteristics over recommended operating temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	V <sub>CC1</sub> = 12 V,	I <sub>I</sub> = 12 mA		-1	-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC1</sub> = 13.2 V,	I <sub>OH</sub> = -1 mA	94	97.5		V
		V <sub>CC2</sub> = 100 V	I <sub>OH</sub> = -10 mA	92	94.5		
			I <sub>OH</sub> = -15 mA	90	93.5		
	SERIAL OUT	V <sub>CC1</sub> = 10.8 V,	I <sub>OH</sub> = -100 µA	9	10		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC1</sub> = 13.2 V,	I <sub>OL</sub> = 1 mA		0.85	2	V
		V <sub>CC2</sub> = 100 V	I <sub>OL</sub> = 10 mA		2	4	
			I <sub>OL</sub> = 15 mA		2.75	5	
	SERIAL OUT	V <sub>CC1</sub> = 10.8 V,	I <sub>OL</sub> = 100 µA		0.1	1	
V <sub>OK</sub>	Output clamp voltage	V <sub>CC2</sub> = 0	I <sub>OK</sub> = 20 mA		1	2.5	V
			I <sub>OK</sub> = 20 mA		-1.2	-2.5	
I <sub>IH</sub>	High-level input current	V <sub>CC1</sub> = 13.2 V,	V <sub>IH</sub> = V <sub>IHmin</sub> ,			1	µA
		V <sub>CC2</sub> = 100 V					
I <sub>IL</sub>	Low-level input current	V <sub>CC1</sub> = 13.2 V,	V <sub>IL</sub> = V <sub>ILmax</sub> ,			-1	µA
		V <sub>CC2</sub> = 100 V					
I <sub>CC1</sub>	Supply current from V <sub>CC1</sub>	V <sub>CC1</sub> = 13.2 V,	V <sub>CC2</sub> = 100 V <sup>‡</sup>	0.05	1		mA
I <sub>CC2</sub>	Supply current from V <sub>CC2</sub>	V <sub>CC1</sub> = 13.2 V,	Outputs low	0.1	1		mA
		V <sub>CC2</sub> = 100 V	Outputs high	1	5		

<sup>†</sup>Typical values are at V<sub>CC1</sub> = 12 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>Measure with inputs at V<sub>CC1</sub> and again with inputs at GND.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**switching characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 100 V, TA = 25°C**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DHL}$	Delay time, STROBE to Q outputs	$C_L = 30 \text{ pF}$		250		
	SUSTAIN to Q outputs	$C_L = 30 \text{ pF}$		250		
	CLOCK to SERIAL OUT	$C_L = 20 \text{ pF}$		147		ns
$t_{DLH}$	Delay time, STROBE to Q outputs	$C_L = 30 \text{ pF}$		450		
	SUSTAIN to Q outputs	$C_L = 30 \text{ pF}$		450		
	CLOCK to SERIAL OUT	$C_L = 20 \text{ pF}$		147		ns
$t_{THL}$	Transition time, high-to-low-level Q output	$C_L = 30 \text{ pF}$		200		ns
$t_{TLH}$	Transition time, low-to-high-level Q output	$C_L = 30 \text{ pF}$		300		ns

**PARAMETER MEASUREMENT INFORMATION**



LOAD TEST CIRCUIT



**VOLTAGE WAVEFORMS**

**FIGURE 1. SWITCHING CHARACTERISTICS**

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN55501E AC PLASMA DISPLAY DRIVER

## RECOMMENDED OPERATING CONDITIONS




FIGURE 2




FIGURE 3

## THERMAL CHARACTERISTICS

### junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_\theta$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$
FD or FJ	68 °C/W	20 °C/W
J	45 °C/W	12 °C/W

TEXAS  
INSTRUMENTS

POST OFFICE BOX 656303 • DALLAS, TEXAS 75265