

December 1996

## Fast CMOS Multilevel Pipeline Register

### Features

- Advanced 0.8 micron CMOS Technology
- These Devices are Pinout and Function Compatible with IDT29FCT520, QS29FCT520 and AMD's Am29520
- Four 8-bit High-Speed Registers
- Hold, Transfer, and Load Instructions
- Dual Two-Level or Single Four-Level Pipeline Operation
- TTL Input and Output Levels, Reducing Problematic Ground Bounce
- High Output Drive .....  $I_{OL} = 48\text{mA}$
- Extremely Low Static Power .....  $1\text{mW}$  (Typ)

### Description

These devices are multilevel pipeline registers containing four 8-bit positive triggered registers which can be configured as a dual 2-level or a single 4-level pipeline. These products are designed for use as temporary storage or for storage delays in pipelined systems. When data is entered into the first level ( $l = 2$  or  $l = 1$ ) of the CD29FCT520T, the existing data in the first level is moved to the second level. The  $l = 3$  shift instruction puts the registers on hold.


### Ordering Information

| PART NUMBER    | TEMP. RANGE (°C) | PACKAGE    | PKG. NO. |
|----------------|------------------|------------|----------|
| CD29FCT520ATM  | -40 to 85        | 24 Ld SOIC | M24.3-P  |
| CD29FCT520ATQM | -40 to 85        | 24 Ld QSOP | M24.15-P |
| CD29FCT520BTM  | -40 to 85        | 24 Ld SOIC | M24.3-P  |
| CD29FCT520BTQM | -40 to 85        | 24 Ld QSOP | M24.15-P |


NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

### Pinout



Functional Block Diagram



Register Selection

| S1 | S0 | REGISTER       |
|----|----|----------------|
| 0  | 0  | B <sub>2</sub> |
| 0  | 1  | B <sub>1</sub> |
| 1  | 0  | A <sub>2</sub> |
| 1  | 1  | A <sub>1</sub> |

Pin Descriptions

| PIN NAME                        | DESCRIPTION                                                                                                                                              |
|---------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\overline{OE}$                 | Output Enable Input (Active LOW) for Three-State Output Port                                                                                             |
| CLK                             | Clock Input. Enter Data into Registers on LOW-to-HIGH Transitions                                                                                        |
| I <sub>0</sub> , I <sub>1</sub> | Instruction Inputs                                                                                                                                       |
| S <sub>0</sub> , S <sub>1</sub> | Multiplexer Select. Inputs Either Register A <sub>1</sub> , A <sub>2</sub> , B <sub>1</sub> , or B <sub>2</sub> Data to be Available at the Output Ports |
| D <sub>X</sub>                  | Register Inputs                                                                                                                                          |
| Y <sub>X</sub>                  | Register Outputs                                                                                                                                         |
| GND                             | Ground                                                                                                                                                   |
| V <sub>CC</sub>                 | Power                                                                                                                                                    |

CD29FCT520T Data Loading (Note 1)




FIGURE 1. DUAL 2-LEVEL

NOTE: I = 3 for hold.




FIGURE 2. SINGLE 4-LEVEL

**Absolute Maximum Ratings**

DC Input Voltage ..... -0.5V to 7.0V  
 DC Output Current ..... 120mA

**Operating Conditions**

Operating Temperature Range ..... -40°C to 85°C  
 Supply Voltage to Ground Potential  
 Inputs and V<sub>CC</sub> Only ..... -0.5V to 7.0V  
 Supply Voltage to Ground Potential  
 Outputs and D/O Only ..... -0.5V to 7.0V

**Thermal Information**

Thermal Resistance (Typical, Note 1)  $\theta_{JA}$  (°C/W)  
 SOIC Package ..... 75  
 QSOP Package ..... 100  
 Maximum Junction Temperature ..... 150°C  
 Maximum Storage Temperature Range ..... -65°C to 150°C  
 Maximum Lead Temperature (Soldering 10s) ..... 300°C  
 (Lead Tips Only)

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**NOTE:**

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**

| PARAMETER                                                                                                         | SYMBOL           | (NOTE 3)<br>TEST CONDITIONS                                                                                                                                | MIN                                                        | (NOTE 4)<br>TYP | MAX  | UNITS            |    |
|-------------------------------------------------------------------------------------------------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|-----------------|------|------------------|----|
| DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 5.0V ±5% |                  |                                                                                                                                                            |                                                            |                 |      |                  |    |
| Output HIGH Voltage                                                                                               | V <sub>OH</sub>  | V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                                                                                | I <sub>OH</sub> = -15.0mA                                  | 2.4             | 3.0  | - V              |    |
| Output LOW Voltage                                                                                                | V <sub>OL</sub>  | V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                                                                                | I <sub>OL</sub> = 48mA                                     | -               | 0.3  | 0.50 V           |    |
| Input HIGH Voltage                                                                                                | V <sub>IH</sub>  | Guaranteed Logic HIGH Level                                                                                                                                |                                                            | 2.0             | -    | - V              |    |
| Input LOW Voltage                                                                                                 | V <sub>IL</sub>  | Guaranteed Logic LOW Level                                                                                                                                 |                                                            | -               | -    | 0.8 V            |    |
| Input HIGH Current                                                                                                | I <sub>IH</sub>  | V <sub>CC</sub> = Max                                                                                                                                      | V <sub>IN</sub> = V <sub>CC</sub>                          | -               | -    | 1 μA             |    |
| Input LOW Current                                                                                                 | I <sub>IL</sub>  | V <sub>CC</sub> = Max                                                                                                                                      | V <sub>IN</sub> = GND                                      | -               | -    | -1 μA            |    |
| High Impedance<br>Output Current                                                                                  | I <sub>OZH</sub> | V <sub>CC</sub> = Max                                                                                                                                      | V <sub>OUT</sub> = 2.7V                                    | -               | -    | 1 μA             |    |
|                                                                                                                   | I <sub>OZL</sub> |                                                                                                                                                            | V <sub>OUT</sub> = 0.5V                                    | -               | -    | -1 μA            |    |
| Clamp Diode Voltage                                                                                               | V <sub>IK</sub>  | V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA                                                                                                             |                                                            | -               | -0.7 | -1.2 V           |    |
| Short Circuit Current                                                                                             | I <sub>OS</sub>  | V <sub>CC</sub> = Max (Note 5),<br>V <sub>OUT</sub> = GND                                                                                                  |                                                            | -60             | -120 | - mA             |    |
| Power Down Disable                                                                                                | I <sub>OFF</sub> | V <sub>CC</sub> = GND, V <sub>OUT</sub> = 4.5V                                                                                                             |                                                            | -               | -    | 100 μA           |    |
| Input Hysteresis                                                                                                  | V <sub>H</sub>   |                                                                                                                                                            |                                                            | -               | 200  | - mV             |    |
| CAPACITANCE T <sub>A</sub> = 25°C, f = 1MHz                                                                       |                  |                                                                                                                                                            |                                                            |                 |      |                  |    |
| Input Capacitance<br>(Note 6)                                                                                     | C <sub>IN</sub>  | V <sub>IN</sub> = 0V                                                                                                                                       |                                                            | -               | 6    | 10 pF            |    |
| Output Capacitance<br>(Note 6)                                                                                    | C <sub>OUT</sub> | V <sub>OUT</sub> = 0V                                                                                                                                      |                                                            | -               | 8    | 12 pF            |    |
| POWER SUPPLY SPECIFICATIONS                                                                                       |                  |                                                                                                                                                            |                                                            |                 |      |                  |    |
| Quiescent Power<br>Supply Current                                                                                 | I <sub>CC</sub>  | V <sub>CC</sub> = Max                                                                                                                                      | V <sub>IN</sub> = GND or V <sub>CC</sub>                   | -               | 0.1  | 10 μA            |    |
| Supply Current per<br>Input at TTL HIGH                                                                           | ΔI <sub>CC</sub> | V <sub>CC</sub> = Max                                                                                                                                      | V <sub>IN</sub> = 3.4V<br>(Note 7)                         | -               | 0.5  | 2.0 mA           |    |
| Supply Current per<br>Input per MHz<br>(Note 8)                                                                   | I <sub>CCD</sub> | V <sub>CC</sub> = Max, Outputs Open<br>OE = GND<br>One Input Toggling<br>50% Duty Cycle                                                                    | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -               | 0.15 | 0.25 mA/<br>MHz  |    |
| Total Power Supply<br>Current (Note 10)                                                                           | I <sub>C</sub>   | V <sub>CC</sub> = Max, Outputs Open<br>f <sub>cp</sub> = 10MHz, 50% Duty Cycle<br>OE = GND<br>One Bit Toggling<br>f <sub>l</sub> = 5MHz, 50% Duty Cycle    | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -               | 1.5  | 3.5<br>(Note 9)  | mA |
|                                                                                                                   |                  |                                                                                                                                                            | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | -               | 2.0  | 5.5<br>(Note 9)  | mA |
|                                                                                                                   |                  | V <sub>CC</sub> = Max, Outputs Open<br>f <sub>cp</sub> = 10MHz, 50% Duty Cycle<br>OE = GND<br>Eight Bits Toggling<br>f <sub>l</sub> = 5MHz, 50% Duty Cycle | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -               | 3.8  | 7.3<br>(Note 9)  | mA |
|                                                                                                                   |                  |                                                                                                                                                            | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | -               | 6.0  | 16.3<br>(Note 9) | mA |


## Switching Specifications Over Operating Range

| PARAMETER                                                               | SYMBOL                                 | (NOTE 11)<br>TEST<br>CONDITIONS                 | AT               |      | BT               |     | UNITS |
|-------------------------------------------------------------------------|----------------------------------------|-------------------------------------------------|------------------|------|------------------|-----|-------|
|                                                                         |                                        |                                                 | (NOTE 12)<br>MIN | MAX  | (NOTE 12)<br>MIN | MAX |       |
| Propagation Delay<br>CLK to Y <sub>X</sub>                              | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | C <sub>L</sub> = 50 pF<br>R <sub>L</sub> = 500Ω | 2.0              | 14.0 | 2.0              | 7.5 | ns    |
| Propagation Delay<br>S <sub>0</sub> or S <sub>1</sub> to Y <sub>X</sub> | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> |                                                 | 2.0              | 13.0 | 2.0              | 7.5 | ns    |
| Setup Time HIGH<br>or LOW D <sub>X</sub> to CLK                         | t <sub>SU</sub>                        |                                                 | 5.0              | -    | 2.5              | -   | ns    |
| Hold Time HIGH<br>or LOW D <sub>X</sub> to CLK                          | t <sub>H</sub>                         |                                                 | 2.0              | -    | 2.0              | -   | ns    |
| Setup Time HIGH<br>or LOW I <sub>0</sub> or I <sub>1</sub> to CLK       | t <sub>SU</sub>                        |                                                 | 5.0              | -    | 4.0              | -   | ns    |
| Hold Time HIGH<br>or LOW I <sub>0</sub> or I <sub>1</sub> to CLK        | t <sub>H</sub>                         |                                                 | 2.0              | -    | 2.0              | -   | ns    |
| Output Enable Time<br>OE to Y <sub>X</sub>                              | t <sub>PZH</sub> ,<br>t <sub>PZL</sub> |                                                 | 1.5              | 12.0 | 1.5              | 7.0 | ns    |
| Output Disable Time<br>OE to Y <sub>X</sub><br>(Note 13)                | t <sub>PHZ</sub> ,<br>t <sub>PLZ</sub> |                                                 | 1.5              | 15.0 | 1.5              | 7.5 | ns    |
| Clock Pulse Width<br>HIGH or LOW<br>(Note 13)                           | t <sub>W</sub>                         |                                                 | 7.0              | -    | 5.5              | -   | ns    |

## NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input (V<sub>IN</sub> = 3.4V, control inputs only); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at D<sub>H</sub>  
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_I$  = Input Frequency  
 $N_I$  = Number of Inputs at f<sub>I</sub>  
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.

# Test Circuits and Waveforms



NOTE:

13. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  
 $t_r, t_f \leq 2.5\text{ns}$ .

FIGURE 3. TEST CIRCUIT




FIGURE 4. SETUP, HOLD, AND RELEASE TIMING

| SWITCH POSITION                      |        |
|--------------------------------------|--------|
| TEST                                 | SWITCH |
| $t_{PLZ}, t_{PZL}$                   | Closed |
| $t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$ | Open   |

DEFINITIONS:

$C_L$  = Load capacitance, includes jig and probe capacitance.

$R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.




FIGURE 5. PULSE WIDTH




FIGURE 6. ENABLE AND DISABLE TIMING




FIGURE 7. PROPAGATION DELAY