256K×1 Nibble Mode Dynamic RAM

The MCM6257B is a 262,144 bit, high-speed, dynamic random access memory. Organized as 262,144 one-bit words and fabricated using N-channel silicon-gate MOS technology, this single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability. All inputs and outputs are fully TTL compatible.

By multiplexing row and column address inputs, the MCM6257B requires only nine address lines and permits packaging in standard 16-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated. Data out (Q) is controlled by CAS allowing greater system flexibility.

The MCM6257B features "nibble mode" which allows serial access of 4 bits of data at a high data rate.

- Single +5 Volt Operation (± 10%)
- Maximum Access Time: MCM6257B-10 = 100 ns

MCM6257B-12 = 120 ns


MCM6257B-15 = 150 ns

● Low Power Dissipation: MCM6257B-10 = 440 mW Maximum (Active)

MCM6257B-12 = 396 mW Maximum (Active)

MCM6257B-15=358 mW Maximum (Active) 28 mW Maximum (Standby)


- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- CAS Before RAS and RAS-Only Refresh Modes
- Hidden Refresh
- Fast Nibble Mode Access and Cycle Time (MCM62578-10) = 25 ns Access Time 50 ns Cycle Time



MCM6257B



P PACKAGE PLASTIC CASE 648D



PIN NAMES													
A0-A8										,		Address Input	
D												Data in	
												Data Out	
₩										F	₹e	ad/Write Input	
RAS .								F	₹o	w	,	Address Strobe	
CAS .							Co	olι	ın	nn	1	Address Strobe	
Vcc .												Power (+5 V)	
Vss .												Ground	

ABSOLUTE MAXIMUM RATINGS (See Note)

Symbol	Value	Unit
Vcc	-1 to +7	V
		V
	50	mA
	600	mW
		°C
		°C
	Symbol VCC Vin, Vout lout PD TA Tstg	V _{CC} -1 to +7 V _{in} , V _{out} -1 to +7 I _{out} 50 P _D 600 T _A 0 to +70

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC=5.0 V \pm 10%, TA=0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage (Operating Voltage Range)			- · · · · ·	IVIGA	Unit	Notes
The stands (operating voltage halige)	Vcc	4.5	5.0	5.5	V	1
har a like a second	V _{SS}	0	0	0	V	1
Input High Voltage, All Inputs	V _{IH}	2.4	-	6.5	V	1
Input Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	
VCC Power Supply Current	lcc1	1	- Wax	mA	Notes 2
MCM6257B-10, t _{RC} = 190 ns	1001	_	80	1111	-
MCM6257B-12, t _{RC} = 220 ns MCM6257B-15, t _{RC} = 260 ns		_	72	1	
	1	_	65	ĺ	}
VCC Power Supply Current (Standby) (RAS = CAS = VIH)	ICC2		5.0	mA	
VCC Power Supply Current During RAS only Refresh Cycles (CAS = VIH)	lcc3			mA	2
MCM6257B-10, t _{RC} = 190 ns MCM6257B-12, t _{RC} = 220 ns	000	_	70	'''	_
MCM6257B-15, t _{RC} = 220 ns		_	62	ĺ.	
		_	55		
V _{CC} Power Supply Current During Nibble Mode Cycle (RAS = V _{IL}) MCM6257B-10, t _{NC} = 50 ns	ICC4			mA	2
MCM6257B-12, t _{NC} = 50 ns	30.	_	50		_
MCM6257B-15, t _{NC} = 70 ns		_	48		
		-	45		
V _{CC} Power Supply Current During CAS Before RAS Refresh MCM6257B-10, t _{RC} = 190 ns	ICC5			mA	2
MCM6257B-12, t _{RC} = 190 ns		_	70	,,,,,	-
MCM6257B-15, t _{RC} = 260 ns		- 1	62		
		-	55	- 1	
nput Leakage Current (VSS < Vin < VCC)	likg(i)	- 10	10	μА	
Output Leakage Current (CAS at Logic 1, VSS < Vout < VCC)		-10	10		
Output High Voltage (IOH = -5 mA)	llkg(O)		10	μΑ	
Output Low Voltage (IOL = 4.2 mA)	Voн	2.4			
	V _{OL} [-	0.4	v T	

$\textbf{CAPACITANCE} \ \, (\text{f} = 1.0 \ \text{MHz}, \ \text{T}_{A} = 25^{\circ}\text{C}, \ \text{V}_{CC} = 5 \ \text{V}, \ \text{Periodically Sampled Rather Than 100\% Tested})$

	, designed realities (mail 100% lested)									
Parameter Input Capacitance		Symbol	Тур	Max	Unit	Notes				
input Capacitance	A0-A8, D	C _{in}	_	5	pF	3				
Output Capacitance (CAS = VIH to Disable Output)	RAS, CAS, W		_	7	pF	3				
NOTES:	a	Cout		7	pF	3				

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 5)

Parameter	Syr	nbol	мсме	257B-10	MCM6257B-12		мсме	257B-15		
rarameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	†RC	190	_	220	-	260		ns	4, 5
Read-Write Cycle Time	†RELREL	tRWC	200	_	240	_	285	_	ns	4, 5
Read-Modify-Write Cycle Time	†RELREL	tRMW	220	_	260	_	310	_	ns	4, 5
Access Time from RAS	†RELQV	†RAC	_	100	_	120		150	ns	6, 7
Access Time from CAS	†CELQV	†CAC	_	50		60		75	ns	7, 8
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	5	25	5	30	5	35	ns	9
RAS Precharge Time	tREHREL	tRP	80	_	90	_	100	_	ns	-
RAS Pulse Width	tRELREH	tRAS	100	10,000	120	10,000	150	10,000	ns	_
CAS Pulse Width	[‡] CELCEH	†CAS	50	10,000	60	10,000	75	10,000	ns	_
RAS to CAS Delay Time	†RELCEL	†RCD	25	50	25	60	25	75	ns	10
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	0	_	ns	_
Row Address Hold Time	tRELAX	^t RAH	15	_	15	_	15	_	ns	_
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	_
Column Address Hold Time	†CELAX	^t CAH	20	_	25	_	30	_	ns	_
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	70	_	85	_	105	_	ns	_
Transition Time (Rise and Fall)	ŧŢ	ŧŢ	3	50	3	50	3	50	ns	-
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0	_	ns	_
Read Command Hold Time Referenced to CAS	^t CEHWX	tRCH	0	_	0	_	0		ns	11
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	10	_	15	-	20	<u> </u>	ns	11
Write Command Hold Time	tCELWH	tWCH	20	_	25	_	30	_	ns	_
Write Command Hold Time Referenced to RAS	tRELWH	tWCR	70	_	85	_	105	_	ns	_
Write Command Pulse Width	tWLWH	tWP	20	_	25	_	30	_	ns	_
Write Command to RAS Lead Time	†WLREH	tRWL	25	_	35	_	45	_	ns	_
Write Command to CAS Lead Time	†WLCEH	tCWL.	25	_	35	-	45	_	ns	_
Data in Setup Time	^t DVCEL	tDS	0	_	0	_	0	_	ns	12
Data in Hold Time	†CELDX	[‡] DH	20	_	25	-	30	_	ns	12
Data in Hold Time Referenced to RAS	tRELDX	^t DHR	70	_	85	_	105	_	ns	-
CAS to RAS Precharge Time	†CEHREL	tCRP	10	_	10	-	10	_	ns	
RAS Hold Time	^t CELREH	tRSH	50	-	60	_	75	_	ns	_
Refresh Period	t _{RVRV}	tRFSH	_	4	_	4	_	4	ms	_

(continued)

NOTES:


- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 5. AC measurements t_T = 5.0 ns.
- 6. Assumes that t_{RCD} ≤t_{RCD} (max).
- 7. Measured with a current load equivalent to 2 TTL ($-200~\mu$ A, +4~mA) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0~V$ and $V_{OL} = 0.8~V$.
- 8. Assumes that tRCD≥tRCD (max).
- 9. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 11. Either tRRH or tRCH must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modifywrite cycles.

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)

D	Syr	nbol	MCM6257B-10		MCM6257B-12		MCM6257B-15			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Command Setup Time	†WLCEL	twcs	0	-	0	_	0		ns	13
CAS to Write Delay	[†] CELWL	tCWD	30	-	40		50	-	ns	13
RAS to Write Delay	tRELWL	tRWD	80	_	100	_	125	_	ns	13
CAS Hold Time	^t RELCEH	tCSH	100	_	120	_	150		ns	_
CAS Precharge Time	†CEHCEL	tCPN	15	_	20	_	25	_	ns	
Nibble Mode Cycle Time	^t CEHCEH	tNC	50	_	60	_	70		ns	-
Nibble Mode Read-Write/Read-Modify-Write Cycle Time	^t CEHCEH	tNRWC	75	_	90	-	105	-	ns	1
Nibble Mode Access Time	†CELQV	†NCAC	25	_	30		40		ns	_
Nibble Mode CAS Pulse Width	^t CELCEH	tNCAS	25	_	30	_	40	_	ns	-
Nibble Mode CAS Precharge Time	†CEHCEL	^t NCP	15	_	20	_	20	-	ns	
Nibble Mode RAS Hold Time (Read)	†CELREH	tNRRSH	20	_	25	_	30		ns	_
Nibble Mode RAS Hold Time (Write)	†CELREH	tNWRSH	40	_	45	_	50	_	ns	_
Nibble Mode CAS to Write Delay Time	^t CELWH	tNCWD	25	_	30	_	40	_	ns	-
Nibble Mode Write Command to CAS Lead Time	tWLCEH	tNCWL	20		25	_	30	-	ns	_
CAS Hold Time for CAS Before RAS Refresh	tRELCEH	tCHR	30	_	30	_	30	_	ns	_
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	10	_	ns	_
CAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	_	0		0	_	ns	_
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	tCPT	40	_	50	-	60	_	n\$	_

NOTES:


READ CYCLE TIMING




^{13.} t_{WCS}, t_{CWD}, and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥t_{CWD} (min) and t_{RWD} ≥t_{RWD} (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

WRITE CYCLE TIMING RAS - tcsh -- trcd **tcas** V_{IL} -CAS trah ◆→ ¹ASC → ROW COLUMN ADDRESSES ADDRESS ADDRESS < twch ➤ D (DATA IN) DATA Q (DATA OUT) HIGH Z


READ-WRITE/READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE (EARLY WRITE)




NIBBLE MODE READ-WRITE/READY-MODIFY-WRITE CYCLE




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 256K RAM, one is called the RAS only refresh cycle (described later) where an 8-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A8 (pin 1) is not required for refresh. The other variation, which is called nibble mode, allows the user to access 4 bits serially. (See NIBBLE MODE section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from VIH to the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (train) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write (\overline{W}) input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (tRCS) to the time when it transitions into the inactive (tRCH) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the Write (\overline{W}) clock must go active $(V_{IL}$ level) at or before the \overline{CAS} clock goes active at a minimum t_{WCS} time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (t_{CWL}) and the row strobe to write lead time (t_{RWL}) . These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started $(\overline{W}$ clock at V_{IL} level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the $\overline{\text{CAS}}$ goes low which is beyond twcs minimum time. Thus the parameters tcwL and tRWL must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write $\overline{\text{(W)}}$ clock can occur much later in time with respect to the active transition of the $\overline{\text{CAS}}$ clock. This time could be as long as 10 microseconds — $\overline{\text{(tRW)}} + \text{tRP} + 2\text{tT}$.

At the start of an early write cycle, the data out is in a high impedance condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write (\overline{W}) clock prevents the \overline{CAS} clock from enabling the data-out buffers. The three-state condition (high impedance) of the data out pin during a write cycle can be effectively utilized in systems that have a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

READ-MODIFY-WRITE AND READ-WHILE-WRITE CYCLES

As the name implies, both a read and a write cycle are accomplished at a selected bit during a single access. The read-modify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write (\overline{W}) clock at the VIH level until the read data occurs at the device access time (t_{RAC}) . At this time the write (\overline{W}) clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the readwhile-write cycle. For this cycle, town plays an important role. A read-while-write cycle starts as a normal read cycle with the write (\overline{W}) clock being asserted at minimum tcWD time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on tcWD assures that data out does occur. In this case, the data in is set up with respect to write (\overline{W}) clock active edge.

NIBBLE MODE

Nibble mode allows high speed serial read, write, or read-modify-write access of 2, 3, or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA8, RA8) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA8 and CA8 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access.

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 milliseconds. This is accomplished by sequentially cycling through the 256 row address locations every 4 milliseconds, (i.e., at least one row every 15.6 microseconds like the 64K dynamic RAM). A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with the particular rows decoded.

RAS-Only Refresh

In this refresh method, the system must perform a \overline{RAS} -only cycle on 256 row addresses every 4 milliseconds. The row addresses are latched in with the \overline{RAS} clock, and the

associated internal row locations are refreshed. As the heading implies, the $\overline{\text{CAS}}$ clock is not required and must be inactive or at a V_{IH} level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by tCSR). This activates the internal refresh counter which generates the address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{1L} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (tRP), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of MCM6257B can be tested by $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test. This cycle performs read/write operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- 1. Write a "0" into all memory cells.
- Select any column address and read the "0"s written in step 1. Write a "1" into each cell of the selected column by performing CAS before RAS Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
- Read the "1"s (use a normal read mode) written in step 2.
- Select the same column address as step 2, read the "1"s and write a "0" into each cell by performing CAS before RAS Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
- Read the "0"s (use a normal read mode) written in step 4.
- 6. Repeat steps 1 through 5 using complement data.




Figure 1. Hidden Refresh Cycle

2

ORDERING INFORMATION (Order by Full Part Number)

