

REVISIONS

| LTR | DESCRIPTION | DATE (YR-MO-DA) | APPROVED |
|-----|--|-----------------|----------------|
| A | Add case outline Y. Change memory skew timing , t ₉ , in Table I. - PHN | 10-01-06 | Thomas M. Hess |
| B | Change the maximum values of Core supply voltage and I/O supply voltage in section 1.3. Change and add the tests for t ₂₂ , t _{23a} , t _{23b} , t ₂₄ in Table IA. Change Figure 13 and add Figure 14 for timing waveforms and test circuits. Update boilerplate to current MIL-PRF-38535 requirements. - PHN | 13-02-19 | Thomas M. Hess |

| | | | | | | | | | | | | | | | | | | | | | |
|----------------------|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| REV | B | B | B | B | B | B | B | B | B | B | B | B | | | | | | | | | |
| SHEET | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | | | | | | | | | |
| REV | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | B | |
| SHEET | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | |
| REV STATUS OF SHEETS | | | | REV | | | | B | B | B | B | B | B | B | B | B | B | B | B | B | |
| | | | | SHEET | | | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

| | | | | | | | | | | | | | | | | | | | | | |
|--|-----------------------------------|--|---------------|---|---------------------------|-------------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| PMIC N/A | PREPARED BY Charles F. Saffle | | | <p align="center">DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil</p> | | | | | | | | | | | | | | | | | |
| <p align="center">STANDARD MICROCIRCUIT DRAWING</p> <p align="center">THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p> | CHECKED BY Charles F. Saffle | | | | | | | | | | | | | | | | | | | | |
| | APPROVED BY Thomas M. Hess | | | <p align="center">MICROCIRCUIT, DIGITAL, CMOS, RADIATION HARDENED, 32-BIT FAULT-TOLERANT V8/LEON 3FT PROCESSOR, MONOLITHIC SILICON</p> | | | | | | | | | | | | | | | | | |
| | DRAWING APPROVAL DATE 09-05-28 | | | | | | | | | | | | | | | | | | | | |
| | REVISION LEVEL B | | | SIZE A | CAGE CODE 67268 | 5962-08228 | | | | | | | | | | | | | | | |
| | | | SHEET 1 OF 46 | | | | | | | | | | | | | | | | | | |

1.3 Absolute maximum ratings. 1/ 2/

| | |
|--|---|
| Core supply voltage range (V_{DDC})..... | -0.3 V dc to 3.6 V dc |
| I/O supply voltage range (V_{DD})..... | -0.3 V dc to 4.3 V dc |
| Input voltage range on any pin (V_{IN}) | $V_{SS} - 0.3$ V dc to $V_{DD} + 0.3$ V dc |
| Power dissipation (P_D) ($T_C = 105^\circ\text{C}$)..... | 9 W 3/ |
| Storage temperature range (T_{STG})..... | -65°C to 150°C |
| Maximum junction temperature (T_J)..... | 150°C 4/ |
| Thermal resistance, junction to case (θ_{JC}) | 5°C/W |
| Case operating temperature range (T_C) | -40°C to $+105^\circ\text{C}$ |
| Minimum ESD protection (human body model) (ESD_{HBM})..... | 2000 V |

1.4 Recommended operating conditions.

| | |
|--|---|
| Core supply voltage range (V_{DDC})..... | 2.3 V dc to 2.7 V dc |
| I/O supply voltage range (V_{DD})..... | 3.0 V dc to 3.6 V dc |
| Input voltage range on any pin (V_{IN}) | 0 V dc to V_{DD} |
| Case operating temperature range (T_C) | -40°C to $+105^\circ\text{C}$ |
| Maximum rise time, all CMOS and PCI inputs (t_r) | 20 ns |
| Maximum fall time, all CMOS and PCI inputs (t_f) | 20 ns |

1.5 Radiation features.

| | |
|--|---|
| Maximum total dose available (dose rate = 50 – 300 rads(Si)/s) | ≥ 300 krad (Si) |
| Single event phenomenon (SEP): | |
| Linear energy transfer (LET) with no latchup (SEL) | ≥ 108 MeV-cm ² /mg 5/ 6/ |
| Linear energy transfer (LET) with no upset (SEU) | ≥ 54 MeV-cm ² /mg 5/ 7/ |
| Neutron fluence | $\geq 1 \times 10^{14}$ neutrons/cm ² 5/ |

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ All voltage values are with respect to V_{SS} (Ground).
- 3/ Per MIL-STD-883, method 1012, section 3.4.1, $P_D = (T_J(\text{max}) - T_C(\text{max}))/\theta_{JC}$.
- 4/ Maximum junction temperature may be increased to $+175^\circ\text{C}$ during burn-in and steady-state life testing.
- 5/ Limits are guaranteed by design or process but not production tested unless specified by the customer through the purchase order or contract.
- 6/ Worst case temperature and voltage of $T_A = +125^\circ\text{C}$, $V_{DD} = 3.6$ V, $V_{DDC} = 2.7$ V.
- 7/ Onset LET is for flip-flop memory. Single event upsets for embedded RAM memory are driven by charged particle flux, rather than 'LET', due to the fault tolerant design architecture. Contact manufacturer for details.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 3 |

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices

(Copies of this document are available online at <http://www.astm.org/> or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA 19428-2959).

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 4 |

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and on figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms and test circuit. The timing waveforms and test circuit shall be as specified on figures 4 through 17.

3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 IEEE 1149.1 compliance. These devices shall be compliant to IEEE 1149.1.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 5 |

TABLE IA. Electrical performance characteristics.

| Test | Symbol | Conditions ^{1/} -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DDC} ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit |
|--|----------------------------------|--|----------------------|----------------|--------|------|------------|
| | | | | | Min | Max | |
| Power Supply Operating Characteristics | | | | | | | |
| Active core power supply current | I _{DDC} <u>2/ 3/</u> | V _{DDC} = 2.7 V, V _{DD} = 3.6 V For 25 MHz ≤ f _{SYSCLK} ≤ 66 MHz All clock inputs are running at f _{SYSCLK} . | 1, 2, 3 | All | | 27 | mA/ MHz |
| Active I/O power supply current | I _{DD} <u>2/ 4/</u> | V _{DDC} = 2.7 V, V _{DD} = 3.6 V For 25 MHz ≤ f _{SYSCLK} ≤ 66 MHz All clock inputs are running at f _{SYSCLK} . | | | | 0.75 | mA/ MHz |
| Standby core power supply current | I _{DDCS} | T _C = -40°C and 25°C V _{DDC} = 2.7 V, V _{DD} = 3.6 V f _{SYSCLK} = 0 MHz, f _{ETH_CLK} = 0 MHz, f _{PCL_CLK} = 0 MHz, f _{SWP_CLK} = 0 MHz | 1, 3 | | | 2 | mA |
| | | F | | | | 20 | |
| | | T _C = 105°C V _{DDC} = 2.7 V, V _{DD} = 3.6 V f _{SYSCLK} = 0 MHz, f _{ETH_CLK} = 0 MHz, f _{PCL_CLK} = 0 MHz, f _{SWP_CLK} = 0 MHz | 2 | | | 20 | |
| Standby I/O power supply quiescent current | I _{DDS} | V _{DDC} = 2.7 V, V _{DD} = 3.6 V f _{SYSCLK} = 0 MHz, f _{ETH_CLK} = 0 MHz, f _{PCL_CLK} = 0 MHz, f _{SWP_CLK} = 0 MHz | 1, 2, 3 | | | 0.75 | mA |
| Core power supply current power-down mode | I _{PDC} <u>5/</u> | V _{DDC} = 2.7 V, V _{DD} = 3.6 V f _{SYSCLK} = 66 MHz, f _{ETH_CLK} = 0 MHz, f _{PCL_CLK} = 0 MHz, f _{SWP_CLK} = 0 MHz | | F | | 2.75 | mA/ MHz |
| I/O power supply current power-down mode | I _{PD} <u>5/</u> | V _{DDC} = 2.7 V, V _{DD} = 3.6 V f _{SYSCLK} = 66 MHz, f _{ETH_CLK} = 0 MHz, f _{PCL_CLK} = 0 MHz, f _{SWP_CLK} = 0 MHz | | | | 0.75 | mA/ MHz |

See footnotes at end of table.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 6 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DCC} ≤ +2.7 V, unless otherwise specified | | Group A subgroups | Device type | Limits | | Unit | | |
|---|-------------------------------|---|----------------|----------------------|----------------|------------------------|--------------------|------|------|----|
| | | | | | | Min | Max | | | |
| DC Characteristics for LVC MOS3 Inputs | | | | | | | | | | |
| High-level input voltage | V _{IH} | | | 1, 2, 3 | All | 0.7V _{DD} | | V | | |
| Low-level input voltage | V _{IL} | | | | | | 0.3V _{DD} | | V | |
| Positive going threshold voltage for Schmitt inputs | V _{T+} | | | | | | 0.7V _{DD} | | V | |
| Negative going threshold voltage for Schmitt inputs | V _{T-} | | | | | | 0.3V _{DD} | | V | |
| Hysteresis voltage for Schmitt inputs | V _H | | | | | | 0.4 | | V | |
| Input leakage current | I _{IN} | V _{IN} = V _{DD} | | | | | 1 | μA | | |
| | | V _{IN} = V _{SS} | | | | -1 | | | | |
| Input pin capacitance | C _{IN} <u>6/</u> | f = 1 MHz; V _{DD} = 0 V, V _{DCC} = 0 V | Case outline X | 4 | | | 19 | pF | | |
| | | | Case outline Y | | | | 16 | | | |
| DC Characteristics for LVC MOS3 Outputs | | | | | | | | | | |
| High-level output voltage | V _{OH} <u>7/</u> | I _{OH} = -100 μA | | 1, 2, 3 | All | V _{DD} - 0.25 | | V | | |
| | | I _{OH} = -12 mA | | | | 2.4 | | | | |
| Low-level output voltage | V _{OL} | I _{OL} = 100 μA | | | | | | | 0.25 | V |
| | | I _{OL} = 12 mA | | | | | | | 0.4 | |
| Three-state output current | I _{OZ} | V _O = V _{DD} | | | | | | -10 | 10 | μA |
| | | V _O = V _{SS} | | | | -10 | 10 | | | |
| Short-circuit output current | I _{OS} <u>8/</u> | V _O = V _{DD} , V _{DD} = 3.6 V | | | | | 130 | mA | | |
| | | V _O = V _{SS} , V _{DD} = 3.6 V | | | | -65 | | | | |
| Output pin capacitance | C _{OUT} <u>6/</u> | f = 1 MHz; V _{DD} = 0 V, V _{DCC} = 0 V | | 4 | | | 16 | pF | | |

See footnotes at end of table.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 7 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions ^{1/} -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _D DC ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit |
|--|---------------------------------|--|----------------------|----------------|--------|-----|------|
| | | | | | Min | Max | |
| AC Electrical Characteristics for LVC MOS3 Inputs and Outputs | | | | | | | |
| System clock frequency | f _{CLK} | | 9, 10, 11 | All | | 66 | MHz |
| System clock high time | t _{HIGH} | See figure 4. | | | 6.67 | | ns |
| System clock low time | t _{LOW} | See figure 4. | | | 6.67 | | ns |
| System clock to SDRAM clock propagation delay | t _{DSD} <u>9/</u> | See figure 4. | | | 2 | 5 | ns |
| SDRAM clock rise time | t _{RSD} <u>8/</u> | f _{CLK} = 66 MHz V _O transitioning between V _{OH} (min) and V _{OL} (max) | | | | 2 | ns |
| SDRAM clock fall time | t _{FSD} <u>8/</u> | f _{CLK} = 66 MHz V _O transitioning between V _{OH} (min) and V _{OL} (max) | | | | 2 | ns |
| SDRAM clock cycle-to-cycle jitter | t _{JCCSD} <u>8/</u> | f _{CLK} = 66 MHz | | | | 500 | ps |

DC Electrical Characteristics for PCI Inputs

| | | | | | | | | |
|--------------------------|------------------------------|--|---------|-----|--------------------|--------------------|----|----|
| High-level input voltage | V _{IH} | | 1, 2, 3 | All | 0.5V _{DD} | | V | |
| Low-level input voltage | V _{IL} | | | | | 0.3V _{DD} | | V |
| Input leakage current | I _{IN} | V _{IN} = V _{DD} V _{IN} = V _{SS} | | | | -10 | 10 | μA |
| Input pin capacitance | C _{IN} <u>6/</u> | f = 1 MHz; V _{DD} = 0 V, V _D DC = 0 V | 4 | | | Case outline X | 19 | pF |
| | | | | | | Case outline Y | 22 | |

DC Electrical Characteristics for PCI Outputs

| | | | | | | | | |
|---------------------------------|-------------------------------|---|---------|------|--------------------|--------------------|----|----|
| High-level output voltage | V _{OH} | I _{OH} = -500 μA | 1, 2, 3 | All | 0.9V _{DD} | | V | |
| Low-level output voltage | V _{OL} | I _{OL} = 1500 μA | | | | 0.1V _{DD} | | V |
| Three-state output current | I _{OZ} | V _O = V _{DD} | | | | -10 | 10 | μA |
| | | V _O = V _{SS} | | -10 | 10 | | | |
| Short-circuit output current | I _{OS} <u>8/</u> | V _O = V _{DD} , V _{DD} = 3.6 V | | | 270 | mA | | |
| | | V _O = V _{SS} , V _{DD} = 3.6 V | | -130 | | | | |
| Output pin capacitance | C _{OUT} <u>6/</u> | f = 1 MHz; V _{DD} = 0 V, V _D DC = 0 V | 4 | | | Case outline X | 19 | pF |
| | | | | | | Case outline Y | 22 | |

See footnotes at end of table.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 8 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions ^{1/} -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DCC} ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit |
|---|-----------------------------------|---|----------------------|----------------|--------|-----|------------------|
| | | | | | Min | Max | |
| AC Electrical Characteristics for PCI Inputs | | | | | | | |
| PCI clock frequency | f _{PCI_CLK} | | 9, 10, 11 | All | | 33 | MHz |
| PCI clock high time | t _{HIGH} | See figure 5. | | | 11 | | ns |
| PCI clock low time | t _{LOW} | See figure 5. | | | 11 | | ns |
| Power Sequencing and Reset | | | | | | | |
| V _{DD} valid to V _{DCC} delay | t _{VCD} <u>10/</u> | See figure 6. V _{DD} ≥ 3.0 V, V _{DCC} ≥ 2.30 V | 9, 10, 11 | All | 0 | | ns |
| V _{DD} valid to control signals high-z (<u>WRITE</u> , <u>OE</u> , <u>IOS</u> , <u>ROMS</u> [1:0], <u>RWE</u> [3:0], <u>RAMOE</u> [4:0], <u>READ</u> , <u>SDWE</u> , and <u>SDCS</u> [1:0]) V _{DD} valid to outputs high-z (<u>DATA</u> [31:0], <u>CB</u> [7:0], and <u>GPIO</u> [15:0]) | t _{VHBZ} <u>10/</u> | See figure 6. V _{DD} ≥ 1.5 V, V _{DCC} = 0 V | | | | 4 | t _{CLK} |
| V _{DCC} valid to control signals valid-inactive (<u>WRITE</u> , <u>OE</u> , <u>IOS</u> , <u>ROMS</u> [1:0], <u>RWE</u> [3:0], <u>RAMOE</u> [4:0], <u>READ</u> , <u>SDWE</u> , <u>SDCS</u> [1:0]) | t _{CHBV} <u>10/</u> | See figure 6. V _{DD} ≥ 3.0 V, V _{DCC} ≥ 2.30 V | | | | 4 | t _{CLK} |
| V _{DCC} valid to <u>RESET</u> deassert | t _{RESET1} <u>10/</u> | See figure 6. V _{DCC} ≥ 2.30 V | | | 4 | | t _{CLK} |
| <u>RESET</u> deasserted to outputs valid-active (<u>ROMS</u> [0] and <u>OE</u>) | t _{RESET2} | See figure 6. | | | | 12 | t _{CLK} |
| <u>RESET</u> asserted to control signals valid-inactive (<u>WRITE</u> , <u>OE</u> , <u>IOS</u> , <u>ROMS</u> [1:0], <u>RWE</u> [3:0], <u>RAMOE</u> [4:0], <u>READ</u> , <u>SDWE</u> , <u>SDCS</u> [1:0]) <u>RESET</u> asserted to outputs high-z (<u>DATA</u> [31:0], <u>CB</u> [7:0], and <u>GPIO</u> [15:0]) | t _{RESET3} <u>11/</u> | See figure 6. | | | | 4 | t _{CLK} |

See footnotes at end of table.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 9 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions ^{1/} -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DDC} ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit |
|--|----------------------------------|---|----------------------|----------------|--------|-----|------------------|
| | | | | | Min | Max | |
| Functional testing | | | | | | | |
| Functional tests | | V _{DD} = 3.0 V, V _{DDC} = 2.25 V f = 1 MHz to 66 MHz | 7, 8 | All | | | |
| Output Timing Characteristics for Memory Interface, <u>ERROR</u>, and <u>WDOG</u> | | | | | | | |
| SDCLK↑ to output valid (<u>ADDR</u> [27:0], <u>WRITE</u> , <u>OE</u> , <u>IOS</u> , <u>ROMS</u> [1:0], <u>RWE</u> [3:0], <u>RAMOE</u> [4:0], <u>RAMS</u> [4:0], <u>READ</u> , <u>SDRAS</u> , <u>SDCAS</u> , <u>SDWE</u> , <u>SDCS</u> [1:0], and <u>SDDQM</u> [3:0]) | t ₁ <u>12/</u> | See figure 7. | 9, 10, 11 | All | 2 | 8 | ns |
| SDCLK↑ to output valid (<u>DATA</u> [31:0] and <u>CB</u> [7:0]) | t ₂ <u>12/</u> | | | | 2 | 8 | ns |
| SDCLK↑ to output high-Z (<u>DATA</u> [31:0] and <u>CB</u> [7:0]) | t ₃ <u>12/ 13/</u> | | | | 2 | 8 | ns |
| SDCLK↑ to signal low (<u>ERROR</u> and <u>WDOG</u>) | t ₄ <u>12/</u> | | | | 2 | 9 | ns |
| <u>WRITE</u> ↑ or <u>RWE</u> [3:0]↑ to output high-z (<u>DATA</u> [31:0] and <u>CB</u> [7:0]) | t ₈ <u>12/ 13/</u> | | | | 2.5 | | ns |
| Skew from first output signal transition to last memory output signal transition | t ₉ <u>12/</u> | | | | 2 | | ns |
| Input Timing Characteristics for Memory Interface | | | | | | | |
| Setup time to SDCLK↑ (<u>DATA</u> [31:0], <u>CB</u> [6:0], <u>BEXC</u> , and synchronous <u>BRDY</u>) ^{15/} | t ₅ | See figure 8. | 9, 10, 11 | All | 0 | | ns |
| Hold time from SDCLK↑ (<u>DATA</u> [31:0], <u>CB</u> [6:0], <u>BEXC</u> , and synchronous <u>BRDY</u>) ^{15/} | t ₆ | | | | 1 | | ns |
| Asynchronous <u>BRDY</u> pulse width | t ₇ <u>10/</u> | | | | 1.5 | | t _{CLK} |
| Timing characteristics for General Purpose Input/Output (GPIO) | | | | | | | |
| SDCLK↑ to GPIO output valid (<u>GPIO</u> [15:0]) | t ₁₀ <u>12/</u> | See figure 9. | 9, 10, 11 | All | 2 | 8 | ns |

See footnotes at end of table.

| | | | |
|--|-------------------|-----------------------------|---------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 10 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DCC} ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit | |
|--|-------------------------------|---|----------------------|----------------|----------------------|----------------------|------|----|
| | | | | | Min | Max | | |
| Timing Characteristics for SpaceWire Interface | | | | | | | | |
| SPW_CLK period | t ₁₁ <u>15/</u> | See figure 10. | 9, 10, 11 | All | 5 | | ns | |
| SPW_CLK↑ to data delay (SPW_TXD[3:0]) | t ₁₂ <u>12/</u> | | | | 3 | 7 | ns | |
| SPW_CLK↑ to strobe delay (SPW_TXS[3:0]) | t ₁₃ <u>12/</u> | | | | 3 | 7 | ns | |
| Transmit data and strobe bit width variation (SPW_TXD[3:0] and SPW_TXS[3:0]) | t ₁₄ <u>16/</u> | | | | UI-600 <u>17/</u> | UI+600 <u>17/</u> | ps | |
| Receive data and strobe bit width (SPW_RXD[3:0] and SPW_RXS[3:0]) | t ₁₅ <u>16/</u> | | | | See figure 11. | 2.5 | | ns |
| Receive data and strobe edge separation (SPW_RXD[3:0] and SPW_RXS[3:0]) | t ₁₆ | | | | | 2.5 | | ns |

| | | | | | | | |
|--|-----------------------------------|----------------|-----------|-----|---|----|----|
| Timing Characteristics for PCI Interface | | | | | | | |
| PCI_CLK↑ to output valid (PCI_AD[31:0], PCI_C/ <u>BE</u> [3:0], PCI_PAR, <u>PCI_FRAME</u> , <u>PCI_IRDY</u> , <u>PCI_TDRY</u> , <u>PCI_STOP</u> , <u>PCI_DEVSEL</u> , PCI_REQ, and PCI_ARB_GNT[7:0]) | t ₁₇ <u>12/</u> | See figure 12. | 9, 10, 11 | All | 2 | 13 | ns |
| PCI_CLK↑ to output valid from high-z (PCI_AD[31:0], PCI_C/ <u>BE</u> [3:0], PCI_PAR, <u>PCI_FRAME</u> , <u>PCI_IRDY</u> , <u>PCI_TDRY</u> , <u>PCI_STOP</u> , and PCI_DEVSEL) | t ₁₈ <u>12/ 13/</u> | | | | 2 | 13 | ns |
| PCI_CLK↑ to output high-Z (PCI_AD[31:0], PCI_C/ <u>BE</u> [3:0], PCI_PAR, <u>PCI_FRAME</u> , <u>PCI_IRDY</u> , <u>PCI_TDRY</u> , <u>PCI_STOP</u> , and <u>PCI_DEVSEL</u>) | t ₁₉ <u>12/ 13/</u> | | | | | 14 | ns |

See footnotes at end of table.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 11 |

TABLE IA. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> -40°C ≤ T _C ≤ +105°C, +3.0 V ≤ V _{DD} ≤ +3.6 V, +2.3 V ≤ V _{DCC} ≤ +2.7 V, unless otherwise specified | Group A subgroups | Device type | Limits | | Unit |
|------|--------|---|----------------------|----------------|--------|-----|------|
| | | | | | Min | Max | |

Timing Characteristics for PCI Interface - Continued.

| | | | | | | | |
|--|-----------------------------------|-------------------|-----------|-----|----|--|---------------|
| Setup time to PCI_CLK↑ (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, PCI_FRAME, PCI_IRDY, PCI_TDRY, PCI_STOP, PCI_DEVSEL, PCI_IDSEL, PCI_GNT, and PCI_ARB_REQ[7:0]) | t ₂₀ | See figure 12. | 9, 10, 11 | All | 3 | | ns |
| Hold time from PCI_CLK↑ (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, PCI_FRAME, PCI_IRDY, PCI_TDRY, PCI_STOP, PCI_DEVSEL, and PCI_IDSEL) | t ₂₁ | | | | 1 | | ns |
| PCI_CLK to RESET deassertion | t ₂₂ <u>10/</u> | See figure 13, 14 | | | 10 | | PCI clocks |
| PCI_CLK to PCI_RST deassertion | t _{23a} <u>10/</u> | | | | 10 | | |
| PCI_RST assertion to PCI_CLK invalid | t _{23b} <u>10/</u> | | | | 10 | | |
| PCI_RST assertion to output high-Z, (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, PCI_FRAME, PCI_IRDY, PCI_TDRY, PCI_STOP, AND PCI_DEVSEL | t ₂₄ <u>10/</u> | | | | 40 | | ns |

Timing Characteristics for Ethernet Interface

| | | | | | | | |
|---|-------------------------------|--|----------------|-----|----------------------------------|----|----|
| ETX_CLK↑ to output valid (ETXD[3:0], and ETX_EN) | t ₂₅ <u>12/</u> | See figure 15. | 9, 10, 11 | All | 2 | 8 | ns |
| Setup time to ERX_CLK↑ (ERX_DV, ERX_ER, and ERXD[3:0]) | t ₂₆ <u>18/</u> | | | | PCI_FRAME, PCI_IRDY, PCI_TDRY | 1 | |
| Hold time from ERX_CLK↑ (ERX_DV, ERX_ER, and ERXD[3:0]) | t ₂₇ <u>18/</u> | | | | 1 | | ns |
| EMDC↑ to output valid (EMDIO) | t ₂₈ <u>18/</u> | See figure 16. f _{SYCLK} = 25 MHz, f _{EMDC} = 123 kHz <u>19/</u> | | | 2 | 11 | ns |
| Setup time to EMDC↑ (EMDIO) | t ₂₉ <u>10/</u> | | See figure 16. | | | 10 | |
| Hold time from EMDC↑ (EMDIO) | t ₃₀ <u>10/</u> | | | | 5 | | ns |

See footnotes on next sheet.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 12 |

TABLE IA. Electrical performance characteristics - Continued.

- 1/ RHA devices supplied to this drawing have been characterized through all levels of M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}\text{C}$.
- 2/ During this measurement the processor is executing the Dhystone benchmark.
- 3/ This measurement includes the contribution due to I_{DDCS} .
- 4/ This measurement includes the contribution due to I_{DDs} .
- 5/ Power-down mode is entered by performing a WRASR instruction wr %g0, %asr19.
- 6/ Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance.
- 7/ Except open-drain output.
- 8/ Supplied as a design limit. Neither guaranteed nor tested. Not more than one output may be shorted at a time, for a maximum duration of one second.
- 9/ Tested as shown in figure 16.
- 10/ Guaranteed by design.
- 11/ Guaranteed by design for control signals.
- 12/ All outputs are measured using the load conditions shown in figure 16.
- 13/ High-Z defined as +/- .300 mV change from steady state.
- 14/ CB[7] is not used for EDAC and is not tested.
- 15/ The SPW_CLK frequency must be less than 4x the SYS_CLK frequency. For example, if SPW_CLK is running at 200 MHz, the SYS_CLK frequency must be greater than 50 MHz.
- 16/ Applies to both high pulse and low pulse.
- 17/ A unit interval (UI) is defined as the nominal, or ideal, bit width.
- 18/ ERX_COL and ERX_CRS are asynchronous inputs and are not tested.
- 19/ $f_{EMDC} = f_{SYSCLK} / 202$.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 13 |

Table IB. SEP test limits. 1/ 2/

| Device type | V _{DD} = 3.0 V V _{DDC} = 2.3 V 3/ | | Bias for latch-up test V _{DD} = 3.6 V V _{DDC} = 2.7 V no latch-up LET = 4/ [MeV/(mg/cm ²)] |
|-------------|--|---|---|
| | Effective LET no upsets [MeV/(mg/cm ²)] | Maximum bit cross section (cm ² /bit) | |
| All | ≥ 54 5/ | 5/ | ≥ 108 |

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested at worst case temperature, T_A = +25°C ±10°C.
- 4/ Tested at worst case temperature, T_A = +125°C ± 10°C.
- 5/ Onset LET and maximum bit cross section are for flip-flop memory. Single event upsets for embedded RAM memory are driven by charged particle flux, rather than 'LET', due to the fault tolerant design architecture. Contact manufacturer for details.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 14 |

Case outline X




FIGURE 1. Case Outline.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
15

Case outline X

| | Inches | | Millimeters | |
|-------|--------------|-------|-------------|-------|
| | Min | Max | Min | max |
| A | --- | 0.136 | --- | 3.54 |
| A1 | --- | 0.117 | --- | 2.97 |
| A2 | 0.006 | 0.012 | 0.15 | 0.30 |
| b | 0.006 | 0.010 | 0.15 | 0.25 |
| c | 0.004 | 0.008 | 0.10 | 0.20 |
| D/E | 2.938 | 2.968 | 74.63 | 75.39 |
| D1/E1 | 2.217 REF | | 56.31 REF | |
| D2/E2 | 1.880 | 1.900 | 47.75 | 48.26 |
| D3/E3 | 1.7126 BSC | | 43.50 BSC | |
| D4/E4 | 0.870 TYP | | 22.10 TYP | |
| e | 0.019685 BSC | | 0.50 BSC | |
| L1 | 0.301 TYP | | 7.65 TYP | |


Notes:

1. All exposed metal areas are gold plated over nickel undercoating per MIL-PRF-38535.
2. Lead finishes are in accordance with MIL-PRF-38535.
3. The seal ring is electrically connected to V_{SS}.
4. Application note: Capacitor pads are dimensioned for a MIL-PRF-55681 CDR33BX capacitor or equivalent.
5. Dimensions are shown in inches. Metric equivalents are shown for reference use only.

FIGURE 1. Case Outline - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 16 |

Case outline Y



| Dimensions | | | | | | | | | |
|------------|-----------|-------|-------------|-------|--------|----------|-----|-------------|-----|
| Symbol | Inches | | Millimeters | | Symbol | Inches | | Millimeters | |
| | Min | Max | Min | Max | | Min | Max | Min | Max |
| A | | .126 | | 3.20 | e | .050 TYP | | 1.27 TYP | |
| A1 | .090 | .110 | 2.29 | 2.79 | S | .025 TYP | | 0.64 TYP | |
| D/E | 1.129 | 1.151 | 28.68 | 29.24 | S1 | .045 TYP | | 1.14 TYP | |
| D1/E1 | 1.050 TYP | | 26.67 TYP | | | | | | |

- Notes:
1. All exposed metal areas are gold plated over nickel undercoating per MIL-PRF-38535.
 2. The seal ring and die attach is electrically connected to V_{SS} .
 3. Application note: Capacitor pads are dimensioned for a MIL-PRF-55681 CDR33BX capacitor or equivalent.
 4. Dimensions are shown in inches. Metric equivalents are shown for reference use only.

FIGURE 1. Case Outline - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 17 |

Case outline X

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------|-----------------|------------------|-----------------|------------------------------|
| 1 | ADDR[0] | 41 | SDCLK | 81 | DATA[27] |
| 2 | ADDR[1] | 42 | V _{SS} | 82 | V _{SS} |
| 3 | V _{DD} | 43 | DATA[0] | 83 | DATA[28] |
| 4 | ADDR[2] | 44 | V _{DD} | 84 | DATA[29] |
| 5 | ADDR[3] | 45 | DATA[1] | 85 | DATA[30] |
| 6 | ADDR[4] | 46 | DATA[2] | 86 | DATA[31] |
| 7 | ADDR[5] | 47 | DATA[3] | 87 | V _{DD} |
| 8 | V _{SS} | 48 | DATA[4] | 88 | SYSCLK |
| 9 | ADDR[6] | 49 | V _{SS} | 89 | CB[0] |
| 10 | ADDR[7] | 50 | DATA[5] | 90 | CB[1] |
| 11 | ADDR[8] | 51 | DATA[6] | 91 | CB[2] |
| 12 | ADDR[9] | 52 | DATA[7] | 92 | CB[3] |
| 13 | V _{SSC} | 53 | DATA[8] | 93 | CB[4] |
| 14 | V _{DDC} | 54 | V _{DD} | 94 | CB[5] |
| 15 | V _{DD} | 55 | V _{SSC} | 95 | V _{DD} |
| 16 | ADDR[10] | 56 | V _{DDC} | 96 | CB[6] |
| 17 | ADDR[11] | 57 | DATA[9] | 97 | CB[7] |
| 18 | ADDR[12] | 58 | DATA[10] | 98 | $\overline{\text{WRITE}}$ |
| 19 | ADDR[13] | 59 | DATA[11] | 99 | $\overline{\text{OE}}$ |
| 20 | V _{SS} | 60 | DATA[12] | 100 | V _{SSC} |
| 21 | ADDR[14] | 61 | V _{SS} | 101 | V _{DDC} |
| 22 | ADDR[15] | 62 | DATA[13] | 102 | $\overline{\text{IOS}}$ |
| 23 | ADDR[16] | 63 | DATA[14] | 103 | $\overline{\text{ROMS}}[0]$ |
| 24 | ADDR[17] | 64 | DATA[15] | 104 | $\overline{\text{ROMS}}[1]$ |
| 25 | V _{DD} | 65 | V _{DD} | 105 | $\overline{\text{RWE}}[0]$ |
| 26 | ADDR[18] | 66 | DATA[16] | 106 | V _{DD} |
| 27 | ADDR[19] | 67 | DATA[17] | 107 | V _{SS} |
| 28 | ADDR[20] | 68 | DATA[18] | 108 | $\overline{\text{RWE}}[1]$ |
| 29 | ADDR[21] | 69 | DATA[19] | 109 | $\overline{\text{RWE}}[2]$ |
| 30 | V _{SS} | 70 | V _{SS} | 110 | $\overline{\text{RWE}}[3]$ |
| 31 | ADDR[22] | 71 | DATA[20] | 111 | $\overline{\text{RAMOE}}[0]$ |
| 32 | ADDR[23] | 72 | DATA[21] | 112 | $\overline{\text{RAMOE}}[1]$ |
| 33 | ADDR[24] | 73 | DATA[22] | 113 | $\overline{\text{RAMOE}}[2]$ |
| 34 | ADDR[25] | 74 | DATA[23] | 114 | $\overline{\text{RAMOE}}[3]$ |
| 35 | V _{DD} | 75 | V _{DD} | 115 | $\overline{\text{RAMOE}}[4]$ |
| 36 | V _{SSC} | 76 | V _{SSC} | 116 | V _{DD} |
| 37 | V _{DDC} | 77 | V _{DDC} | 117 | $\overline{\text{RAMS}}[0]$ |
| 38 | ADDR[26] | 78 | DATA[24] | 118 | $\overline{\text{RAMS}}[1]$ |
| 39 | ADDR[27] | 79 | DATA[25] | 119 | $\overline{\text{RAMS}}[2]$ |
| 40 | V _{DD} | 80 | DATA[26] | 120 | $\overline{\text{RAMS}}[3]$ |

FIGURE 2. Terminal connections.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 18 |

Case outline X

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| 121 | V _{SSC} | 161 | TDI | 201 | V _{DDC} |
| 122 | V _{DDC} | 162 | TDO | 202 | V _{SSC} |
| 123 | RAMS[4] | 163 | EMDC | 203 | V _{DD} |
| 124 | SDRAS | 164 | V _{SSC} | 204 | V _{SS} |
| 125 | SDCAS | 165 | V _{DDC} | 205 | SPW_RXS[0] |
| 126 | SDWE | 166 | ERX_CLK | 206 | SPW_RXD[0] |
| 127 | V _{DD} | 167 | EMDIO | 207 | SPW_TXS[0] |
| 128 | SDCS[0] | 168 | ERX_COL | 208 | SPW_TXD[0] |
| 129 | SDCS[1] | 169 | ERX_CRS | 209 | V _{DDC} |
| 130 | V _{SS} | 170 | V _{DD} | 210 | V _{SSC} |
| 131 | SDDQM[0] | 171 | ERX_DV | 211 | V _{DD} |
| 132 | SDDQM[1] | 172 | ERX_ER | 212 | SPW_RXS[1] |
| 133 | SDDQM[2] | 173 | ERXD[0] | 213 | SPW_RXD[1] |
| 134 | SDDQM[3] | 174 | ERXD[1] | 214 | SPW_TXS[1] |
| 135 | V _{DD} | 175 | ERXD[2] | 215 | SPW_TXD[1] |
| 136 | RESET | 176 | ERXD[3] | 216 | V _{SS} |
| 137 | V _{DD} | 177 | ETXD[0] | 217 | V _{DD} |
| 138 | V _{SS} | 178 | ETXD[1] | 218 | V _{SSC} |
| 139 | READ | 179 | ETXD[2] | 219 | V _{SS} |
| 140 | BEXC | 180 | ETXD[3] | 220 | V _{DDC} |
| 141 | BRDY | 181 | V _{DD} | 221 | SPW_CLK |
| 142 | ERROR 1/ | 182 | ETX_CLK | 222 | V _{DD} |
| 143 | V _{SSC} | 183 | V _{SS} | 223 | RXD |
| 144 | V _{DDC} | 184 | ETX_EN | 224 | TXD |
| 145 | WDOG 1/ | 185 | ETX_ER | 225 | V _{SS} |
| 146 | CAN_RXD[0] | 186 | V _{DDC} | 226 | V _{DD} |
| 147 | CAN_TXD[0] | 187 | V _{SS} | 227 | V _{DDC} |
| 148 | CAN_RXD[1] | 188 | V _{DDC} | 228 | V _{SSC} |
| 149 | V _{DD} | 189 | V _{SSC} | 229 | V _{DD} |
| 150 | CAN_TXD[1] | 190 | V _{DD} | 230 | V _{SS} |
| 151 | DSUACT | 191 | GPIO[0] | 231 | V _{SSC} |
| 152 | DSUBRE | 192 | GPIO[1] | 232 | V _{DDC} |
| 153 | DSUEN | 193 | GPIO[2] | 233 | V _{DD} |
| 154 | DSURX | 194 | GPIO[3] | 234 | SPW_RXS[2] |
| 155 | DSUTX | 195 | V _{SS} | 235 | SPW_RXD[2] |
| 156 | TRST | 196 | GPIO[4] | 236 | SPW_TXS[2] |
| 157 | TMS | 197 | GPIO[5] | 237 | SPW_TXD[2] |
| 158 | V _{DD} | 198 | GPIO[6] | 238 | V _{SS} |
| 159 | V _{SS} | 199 | GPIO[7] | 239 | V _{DDC} |
| 160 | TCK | 200 | V _{DD} | 240 | V _{SSC} |

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 19 |

Case outline X

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|----------------------|-----------------|-----------------------------|-----------------|------------------------|
| 241 | V _{DD} | 279 | PCI_AD[8] | 317 | PCI_AD[24] |
| 242 | SPW_RXS[3] | 280 | PCI_AD[9] | 318 | PCI_AD[25] |
| 243 | SPW_RXD[3] | 281 | PCI_AD[10] | 319 | V _{DDC} |
| 244 | SPW_TXS[3] | 282 | V _{SS} | 320 | V _{SSC} |
| 245 | SPW_TXD[3] | 283 | V _{DD} | 321 | PCI_AD[26] |
| 246 | V _{SS} | 284 | PCI_AD[11] | 322 | PCI_AD[27] |
| 247 | V _{DD} | 285 | PCI_AD[12] | 323 | PCI_AD[28] |
| 248 | N/C <u>2/</u> | 286 | PCI_AD[13] | 324 | PCI_AD[29] |
| 249 | V _{DDC} | 287 | PCI_AD[14] | 325 | V _{DD} |
| 250 | V _{SS} | 288 | PCI_AD[15] | 326 | PCI_AD[30] |
| 251 | V _{DD} | 289 | PCI_C/ <u>BE</u> [1] | 327 | PCI_AD[31] |
| 252 | V _{DDC} | 290 | PCI_PAR | 328 | <u>PCI_GNT</u> |
| 253 | V _{SSC} | 291 | Unused <u>4/</u> | 329 | <u>PCI_REQ</u> |
| 254 | GPIO[8] | 292 | V _{DD} | 330 | <u>PCI_HOST</u> |
| 255 | GPIO[9] | 293 | PCI_CLK | 331 | <u>PCI_ARB_REQ</u> [0] |
| 256 | GPIO[10] | 294 | V _{DD} | 332 | <u>PCI_ARB_REQ</u> [1] |
| 257 | GPIO[11] | 295 | <u>PCI_STOP</u> <u>3/</u> | 333 | <u>PCI_ARB_GNT</u> [0] |
| 258 | V _{SS} | 296 | <u>PCI_DEVSEL</u> <u>3/</u> | 334 | V _{SS} |
| 259 | GPIO[12] | 297 | V _{DDC} | 335 | V _{DD} |
| 260 | GPIO[13] | 298 | V _{SSC} | 336 | <u>PCI_ARB_GNT</u> [1] |
| 261 | GPIO[14] | 299 | <u>PCI_TDRY</u> <u>3/</u> | 337 | <u>PCI_ARB_REQ</u> [2] |
| 262 | GPIO[15] | 300 | <u>PCI_IRDY</u> <u>3/</u> | 338 | <u>PCI_ARB_GNT</u> [2] |
| 263 | V _{DD} | 301 | <u>PCI_FRAME</u> <u>3/</u> | 339 | <u>PCI_ARB_REQ</u> [3] |
| 264 | V _{SS} | 302 | PCI_C/ <u>BE</u> [2] | 340 | V _{DDC} |
| 265 | <u>PCI_RST</u> | 303 | V _{SS} | 341 | V _{SSC} |
| 266 | PCI_AD[0] | 304 | V _{DD} | 342 | <u>PCI_ARB_GNT</u> [3] |
| 267 | PCI_AD[1] | 305 | PCI_AD[16] | 343 | <u>PCI_ARB_REQ</u> [4] |
| 268 | PCI_AD[2] | 306 | PCI_AD[17] | 344 | <u>PCI_ARB_REQ</u> [5] |
| 269 | PCI_AD[3] | 307 | PCI_AD[18] | 345 | <u>PCI_ARB_GNT</u> [4] |
| 270 | PCI_AD[4] | 308 | PCI_AD[19] | 346 | V _{DD} |
| 271 | V _{DD} | 309 | PCI_AD[20] | 347 | <u>PCI_ARB_GNT</u> [5] |
| 272 | PCI_AD[5] | 310 | PCI_AD[21] | 348 | <u>PCI_ARB_REQ</u> [6] |
| 273 | PCI_AD[6] | 311 | V _{SS} | 349 | <u>PCI_ARB_GNT</u> [6] |
| 274 | PCI_AD[7] | 312 | PCI_AD[22] | 350 | <u>PCI_ARB_REQ</u> [7] |
| 275 | PCI_C/ <u>BE</u> [0] | 313 | PCI_AD[23] | 351 | <u>PCI_ARB_GNT</u> [7] |
| 276 | V _{DDC} | 314 | V _{DD} | 352 | V _{SS} |
| 277 | V _{SSC} | 315 | PCI_IDSEL | | |
| 278 | V _{SS} | 316 | PCI_C/ <u>BE</u> [3] | | |

NOTES:

- 1/ This pin is actively driven low and must be tied to V_{DD} through a pull-up resistor.
- 2/ N/C refers to unconnected pin (248). This pin must be left floating.
- 3/ This pin must be tied to V_{DD} through a pull-up resistor.
- 4/ This pin must be tied to V_{DD} through a 10 kΩ pull-up resistor.

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 20 |

Case outline Y

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------|-----------------|------------------|-----------------|------------------------------|
| W5 | ADDR[0] | AA11 | ADDR[27] | D13 | V _{DDC} |
| Y5 | ADDR[1] | E7 | V _{DD} | Y17 | DATA[24] |
| B1 | V _{DD} | AB12 | SDCLK | AA17 | DATA[25] |
| W6 | ADDR[2] | B11 | V _{SS} | W18 | DATA[26] |
| AA5 | ADDR[3] | W12 | DATA[0] | AB19 | DATA[27] |
| Y6 | ADDR[4] | E9 | V _{DD} | D4 | V _{SS} |
| AB5 | ADDR[5] | W13 | DATA[1] | Y19 | DATA[28] |
| A1 | V _{SS} | Y12 | DATA[2] | AB20 | DATA[29] |
| W7 | ADDR[6] | AA13 | DATA[3] | Y18 | DATA[30] |
| AA6 | ADDR[7] | AA12 | DATA[4] | AA20 | DATA[31] |
| Y7 | ADDR[8] | C8 | V _{SS} | F10 | V _{DD} |
| AA7 | ADDR[9] | AB13 | DATA[5] | Y20 | SYSCLK |
| A10 | V _{SSC} | W14 | DATA[6] | V19 | CB[0] |
| A2 | V _{DDC} | AA14 | DATA[7] | AA21 | CB[1] |
| B10 | V _{DD} | Y13 | DATA[8] | Y21 | CB[2] |
| AB6 | ADDR[10] | E14 | V _{DD} | W19 | CB[3] |
| W8 | ADDR[11] | C14 | V _{SSC} | Y22 | CB[4] |
| AB7 | ADDR[12] | D10 | V _{DDC} | W20 | CB[5] |
| Y8 | ADDR[13] | W15 | DATA[9] | F13 | V _{DD} |
| A12 | V _{SS} | AB15 | DATA[10] | W22 | CB[6] |
| AA8 | ADDR[14] | Y14 | DATA[11] | W21 | CB[7] |
| W9 | ADDR[15] | AB14 | DATA[12] | V21 | $\overline{\text{WRITE}}$ |
| AB8 | ADDR[16] | C10 | V _{SS} | U19 | $\overline{\text{OE}}$ |
| Y9 | ADDR[17] | W16 | DATA[13] | D12 | V _{SSC} |
| B12 | V _{DD} | AA18 | DATA[14] | E5 | V _{DDC} |
| W10 | ADDR[18] | Y15 | DATA[15] | T20 | $\overline{\text{IOS}}$ |
| AB9 | ADDR[19] | E16 | V _{DD} | V22 | $\overline{\text{ROMS}}[0]$ |
| Y10 | ADDR[20] | AB16 | DATA[16] | U20 | $\overline{\text{ROMS}}[1]$ |
| AA9 | ADDR[21] | AA15 | DATA[17] | U22 | $\overline{\text{RWE}}[0]$ |
| A22 | V _{SS} | AB17 | DATA[18] | F17 | V _{DD} |
| W11 | ADDR[22] | AA16 | DATA[19] | D9 | V _{SS} |
| AA10 | ADDR[23] | C13 | V _{SS} | T19 | $\overline{\text{RWE}}[1]$ |
| Y11 | ADDR[24] | AA19 | DATA[20] | T22 | $\overline{\text{RWE}}[2]$ |
| AB10 | ADDR[25] | W17 | DATA[21] | T21 | $\overline{\text{RWE}}[3]$ |
| B22 | V _{DD} | AB18 | DATA[22] | V20 | $\overline{\text{RAMOE}}[0]$ |
| C9 | V _{SSC} | Y16 | DATA[23] | R21 | $\overline{\text{RAMOE}}[1]$ |
| A21 | V _{DDC} | F6 | V _{DD} | R20 | $\overline{\text{RAMOE}}[2]$ |
| AB11 | ADDR[26] | D11 | V _{SSC} | R22 | $\overline{\text{RAMOE}}[3]$ |

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 21 |

Case outline Y

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------------------|-----------------|-----------------------------|-----------------|-----------------------------|
| R19 | $\overline{\text{RAMOE}}[4]$ | G19 | DSUEN | B17 | GPIO[0] |
| G5 | V _{DD} | G20 | DSURX | C17 | GPIO[1] |
| P22 | $\overline{\text{RAMS}}[0]$ | G21 | DSUTX | A17 | GPIO[2] |
| P20 | $\overline{\text{RAMS}}[1]$ | F20 | $\overline{\text{TRST}}$ | D17 | GPIO[3] |
| P21 | $\overline{\text{RAMS}}[2]$ | F21 | $\overline{\text{TMS}}$ | E10 | V _{SS} |
| P19 | $\overline{\text{RAMS}}[3]$ | H8 | V _{DD} | C16 | GPIO[4] |
| E8 | V _{SSC} | D19 | V _{SS} | D16 | GPIO[5] |
| E11 | V _{D_{DC}} | G22 | TCK | C15 | GPIO[6] |
| N19 | $\overline{\text{RAMS}}[4]$ | F22 | TDI | D15 | GPIO[7] |
| N22 | $\overline{\text{SDRAS}}$ | F19 | TDO | J7 | V _{DD} |
| N20 | $\overline{\text{SDCAS}}$ | E22 | EMDC | G7 | V _{D_{DC}} |
| N21 | $\overline{\text{SDWE}}$ | F5 | V _{SSC} | F9 | V _{SSC} |
| | | E18 | V _{D_{DC}} | J16 | V _{DD} |
| M21 | $\overline{\text{SDCS}}[0]$ | D22 | ERX_CLK | E13 | V _{SS} |
| M22 | $\overline{\text{SDCS}}[1]$ | D20 | EMDIO | A16 | SPW_RXS[0] |
| D14 | V _{SS} | E21 | ERX_COL | A15 | SPW_RXD[0] |
| L21 | SDDQM[0] | E20 | ERX_CRS | B16 | SPW_TXS[0] |
| M20 | SDDQM[1] | H10 | V _{DD} | B15 | SPW_TXD[0] |
| L20 | SDDQM[2] | D21 | ERX_DV | G10 | V _{D_{DC}} |
| L22 | SDDQM[3] | C21 | ERX_ER | | |
| G9 | V _{DD} | C22 | ERXD[0] | J18 | V _{DD} |
| L19 | $\overline{\text{RESET}}$ | B21 | ERXD[1] | A14 | SPW_RXS[1] |
| G14 | V _{DD} | C20 | ERXD[2] | A13 | SPW_RXD[1] |
| D18 | V _{SS} | B20 | ERXD[3] | B14 | SPW_TXS[1] |
| K20 | READ | C19 | ETXD[0] | B13 | SPW_TXD[1] |
| K22 | $\overline{\text{BEXC}}$ | C18 | ETXD[1] | E17 | V _{SS} |
| K21 | $\overline{\text{BRDY}}$ | B18 | ETXD[2] | K5 | V _{DD} |
| K19 | $\overline{\text{ERROR}}$ 1/ | B19 | ETXD[3] | F11 | V _{SSC} |
| E15 | V _{SSC} | H13 | V _{DD} | E19 | V _{SS} |
| E12 | V _{D_{DC}} | A19 | ETX_CLK | G13 | V _{D_{DC}} |
| J19 | $\overline{\text{WDOG}}$ 1/ | E4 | V _{SS} | A11 | SPW_CLK |
| J20 | CAN_RXD[0] | A18 | ETX_EN | K8 | V _{DD} |
| J22 | CAN_TXD[0] | A20 | ETX_ER | C12 | RXD |
| J21 | CAN_RXD[1] | F8 | V _{D_{DC}} | C11 | TXD |
| H6 | V _{DD} | E6 | V _{SS} | F4 | V _{SS} |
| H22 | CAN_TXD[1] | F15 | V _{D_{DC}} | K15 | V _{DD} |
| H19 | DSUACT | F7 | V _{SSC} | G16 | V _{D_{DC}} |
| H20 | DSUBRE | H15 | V _{DD} | F12 | V _{SSC} |

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 22 |

Case outline Y

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------------------|-----------------|---|-----------------|--------------------------------------|
| K17 | V _{DD} | AA3 | PCI_AD[1] | J1 | PCI_AD[16] |
| G4 | V _{SS} | Y1 | PCI_AD[2] | K2 | PCI_AD[17] |
| F14 | V _{SSC} | Y2 | PCI_AD[3] | K1 | PCI_AD[18] |
| G18 | V _{DDC} | Y3 | PCI_AD[4] | G1 | PCI_AD[19] |
| L6 | V _{DD} | N17 | V _{DD} | H3 | PCI_AD[20] |
| A9 | SPW_RXS[2] | W1 | PCI_AD[5] | H2 | PCI_AD[21] |
| A8 | SPW_RXD[2] | W2 | PCI_AD[6] | H18 | V _{SS} |
| B9 | SPW_TXS[2] | W3 | PCI_AD[7] | F1 | PCI_AD[22] |
| B8 | SPW_TXD[2] | V1 | PCI_C/ $\overline{\text{BE}}$ [0] | F2 | PCI_AD[23] |
| G8 | V _{SS} | H12 | V _{DDC} | R8 | V _{DD} |
| H5 | V _{DDC} | G6 | V _{SSC} | G3 | PCI_IDSEL |
| F16 | V _{SSC} | H4 | V _{SS} | G2 | PCI_C/ $\overline{\text{BE}}$ [3] |
| M6 | V _{DD} | V2 | PCI_AD[8] | E1 | PCI_AD[24] |
| A7 | SPW_RXS[3] | V3 | PCI_AD[9] | E2 | PCI_AD[25] |
| A6 | SPW_RXD[3] | U1 | PCI_AD[10] | H17 | V _{DDC} |
| B7 | SPW_TXS[3] | H7 | V _{SS} | J5 | V _{SSC} |
| B6 | SPW_TXD[3] | P7 | V _{DD} | F3 | PCI_AD[26] |
| G11 | V _{SS} | U2 | PCI_AD[11] | D1 | PCI_AD[27] |
| N5 | V _{DD} | U3 | PCI_AD[12] | D2 | PCI_AD[28] |
| D8 | N/C <u>2/</u> | T1 | PCI_AD[13] | E3 | PCI_AD[29] |
| H9 | V _{DDC} | R2 | PCI_AD[14] | R10 | V _{DD} |
| G12 | V _{SS} | R1 | PCI_AD[15] | D3 | PCI_AD[30] |
| N8 | V _{DD} | P2 | PCI_C/ $\overline{\text{BE}}$ [1] | C1 | PCI_AD[31] |
| H11 | V _{DDC} | P1 | PCI_PAR | B2 | $\overline{\text{PCI_GNT}}$ |
| F18 | V _{SSC} | N2 | Unused <u>4/</u> | A4 | $\overline{\text{PCI_REQ}}$ |
| C7 | GPIO[8] | P16 | V _{DD} | AB3 | $\overline{\text{PCI_HOST}}$ |
| B5 | GPIO[9] | C2 | PCI_CLK | B4 | $\overline{\text{PCI_ARB_REQ}}[0]$ |
| D7 | GPIO[10] | P18 | V _{DD} | AB4 | $\overline{\text{PCI_ARB_REQ}}[1]$ |
| A5 | GPIO[11] | N1 | $\overline{\text{PCI_STOP}}$ <u>3/</u> | B3 | $\overline{\text{PCI_ARB_GNT}}[0]$ |
| G15 | V _{SS} | M2 | $\overline{\text{PCI_DEVSEL}}$ <u>3/</u> | J2 | V _{SS} |
| D6 | GPIO[12] | H14 | V _{DDC} | R13 | V _{DD} |
| C5 | GPIO[13] | H21 | V _{SSC} | AA4 | $\overline{\text{PCI_ARB_GNT}}[1]$ |
| C6 | GPIO[14] | M1 | $\overline{\text{PCI_TDRY}}$ <u>3/</u> | Y4 | $\overline{\text{PCI_ARB_REQ}}[2]$ |
| D5 | GPIO[15] | L2 | $\overline{\text{PCI_IRDY}}$ <u>3/</u> | W4 | $\overline{\text{PCI_ARB_GNT}}[2]$ |
| N15 | V _{DD} | L1 | $\overline{\text{PCI_FRAME}}$ <u>3/</u> | T3 | $\overline{\text{PCI_ARB_REQ}}[3]$ |
| G17 | V _{SS} | H1 | PCI_C/ $\overline{\text{BE}}$ [2] | J6 | V _{DDC} |
| C3 | $\overline{\text{PCI_RST}}$ | H16 | V _{SS} | J10 | V _{SSC} |
| AA2 | PCI_AD[0] | R6 | V _{DD} | R3 | $\overline{\text{PCI_ARB_GNT}}[3]$ |

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 23 |

Case outline Y

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|--|-----------------|-----------------|------------------|-----------------|------------------|
| P3 | PCI_ARB_REQ[4] | L3 | PCI_ARB_GNT[5] | A3 | PCI_ARB_GNT[7] |
| M3 | PCI_ARB_REQ[5] | K3 | PCI_ARB_REQ[6] | J4 | V _{SS} |
| N3 | PCI_ARB_GNT[4] | J3 | PCI_ARB_GNT[6] | | |
| R15 | V _{DD} | C4 | PCI_ARB_REQ[7] | | |
| Additional Power/Ground Assignments | | | | | |
| T5 | V _{DD} | P9 | V _{SS} | L18 | V _{DCC} |
| T9 | V _{DD} | P14 | V _{SS} | M4 | V _{DCC} |
| T14 | V _{DD} | R4 | V _{SS} | M8 | V _{DCC} |
| U6 | V _{DD} | R7 | V _{SS} | M15 | V _{DCC} |
| U9 | V _{DD} | R16 | V _{SS} | M18 | V _{DCC} |
| U11 | V _{DD} | R18 | V _{SS} | N7 | V _{DCC} |
| U12 | V _{DD} | T2 | V _{SS} | N16 | V _{DCC} |
| U14 | V _{DD} | T4 | V _{SS} | P6 | V _{DCC} |
| U17 | V _{DD} | T8 | V _{SS} | P8 | V _{DCC} |
| V10 | V _{DD} | T15 | V _{SS} | P15 | V _{DCC} |
| V13 | V _{DD} | T17 | V _{SS} | R5 | V _{DCC} |
| AA1 | V _{DD} | U4 | V _{SS} | R9 | V _{DCC} |
| AA22 | V _{DD} | U10 | V _{SS} | R11 | V _{DCC} |
| J9 | V _{SS} | U13 | V _{SS} | R12 | V _{DCC} |
| J14 | V _{SS} | V4 | V _{SS} | R14 | V _{DCC} |
| K4 | V _{SS} | V5 | V _{SS} | R17 | V _{DCC} |
| K10 | V _{SS} | V8 | V _{SS} | T7 | V _{DCC} |
| K13 | V _{SS} | V11 | V _{SS} | T10 | V _{DCC} |
| L7 | V _{SS} | V12 | V _{SS} | T13 | V _{DCC} |
| L11 | V _{SS} | V15 | V _{SS} | T16 | V _{DCC} |
| L12 | V _{SS} | V18 | V _{SS} | T18 | V _{DCC} |
| L17 | V _{SS} | AB1 | V _{SS} | U8 | V _{DCC} |
| M7 | V _{SS} | AB22 | V _{SS} | U15 | V _{DCC} |
| M11 | V _{SS} | J8 | V _{DCC} | V6 | V _{DCC} |
| M12 | V _{SS} | J15 | V _{DCC} | V17 | V _{DCC} |
| M17 | V _{SS} | K7 | V _{DCC} | AB2 | V _{DCC} |
| N4 | V _{SS} | K16 | V _{DCC} | AB21 | V _{DCC} |
| N10 | V _{SS} | L4 | V _{DCC} | J11 | V _{SSC} |
| N13 | V _{SS} | L8 | V _{DCC} | J12 | V _{SSC} |
| P4 | V _{SS} | L15 | V _{DCC} | J13 | V _{SSC} |

FIGURE 2. Terminal connections - Continued.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 24 |

Case outline Y

| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| J17 | V _{SSC} | M10 | V _{SSC} | P13 | V _{SSC} |
| K6 | V _{SSC} | M13 | V _{SSC} | P17 | V _{SSC} |
| K9 | V _{SSC} | M14 | V _{SSC} | T6 | V _{SSC} |
| K11 | V _{SSC} | M16 | V _{SSC} | T11 | V _{SSC} |
| K12 | V _{SSC} | M19 | V _{SSC} | T12 | V _{SSC} |
| K14 | V _{SSC} | N6 | V _{SSC} | U5 | V _{SSC} |
| K18 | V _{SSC} | N9 | V _{SSC} | U7 | V _{SSC} |
| L5 | V _{SSC} | N11 | V _{SSC} | U16 | V _{SSC} |
| L9 | V _{SSC} | N12 | V _{SSC} | U18 | V _{SSC} |
| L10 | V _{SSC} | N14 | V _{SSC} | U21 | V _{SSC} |
| L13 | V _{SSC} | N18 | V _{SSC} | V7 | V _{SSC} |
| L14 | V _{SSC} | P5 | V _{SSC} | V9 | V _{SSC} |
| L16 | V _{SSC} | P10 | V _{SSC} | V14 | V _{SSC} |
| M5 | V _{SSC} | P11 | V _{SSC} | V16 | V _{SSC} |
| M9 | V _{SSC} | P12 | V _{SSC} | | |

NOTES:

- 1/ This pin is actively driven low and must be tied to V_{DD} through a pull-up resistor.
- 2/ N/C refers to unconnected pin (248). This pin must be left floating.
- 3/ This pin must be tied to V_{DD} through a pull-up resistor.
- 4/ This pin must be tied to V_{DD} through a 10 kΩ pull-up resistor.

FIGURE 2. Terminal connections - Continued.






FIGURE 3. Functional block diagram.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 25 |



SYSTEM CLOCK AND SDCLOCK TIMING DIAGRAM


FIGURE 4. Timing waveforms and test circuits.



PCI CLOCK TIMING DIAGRAM


FIGURE 5. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 26 |



POWER SEQUENCING AND RESET TIMING DIAGRAM


FIGURE 6. Timing waveforms and test circuits.



MEMORY INTERFACE, ERROR, AND WDOG OUTPUT TIMING DIAGRAM


FIGURE 7. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 27 |




MEMORY INTERFACE INPUT TIMING DIAGRAM

FIGURE 8. Timing waveforms and test circuits.



GENERAL PURPOSE I/O TIMING DIAGRAM


FIGURE 9. Timing waveforms and test circuits.



SPACE WIRE TRANSMIT TIMING DIAGRAM


FIGURE 10. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 28 |



SPACE WIRE RECEIVE TIMING DIAGRAM


FIGURE 11. Timing waveforms and test circuits.



PCI TIMING DIAGRAM


FIGURE 12. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 29 |




SYSTEM AND PCI RESET TIMING DIAGRAM

FIGURE 13. Timing waveforms and test circuits.



SYSTEM RESET TIMING WHEN PCI IS NOT USED

FIGURE 14. Timing waveforms and test circuits.



ETHERNET TRANSMIT AND RECEIVE TIMING

FIGURE 15. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 30 |




FIGURE 16. Timing waveforms and test circuits.




FIGURE 17. Timing waveforms and test circuits.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 31 |

4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- d. Additional screening for device type 02.
 - (1) 100% internal visual, method 2010 condition A of MIL-STD-883.
 - (2) 100% PIND (Single pass).
 - (3) Serialization.
 - (4) 100% X-ray (Top view only).
 - (5) Group A.
 - (6) Accelerated dynamic burn-in, deltas, PDA (3%) for Functional Test only, and PDA (5%) for DC and Functional Test combined.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of five devices with zero rejects shall be required.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 32 |

TABLE IIA. Electrical test requirements.

| Test requirements | Subgroups (in accordance with MIL-STD-883, method 5005, table I) | Subgroups (in accordance with MIL-PRF-38535, table III) | |
|--|---|---|---|
| | Device class M | Device class Q | Device class V |
| Interim electrical parameters (see 4.2) | --- | --- | 1, 7, 9 |
| Final electrical parameters (see 4.2) | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 <u>1/</u> | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 <u>1/</u> | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 <u>2/ 3/</u> |
| Group A test requirements (see 4.4) | 1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11 |
| Group C end-point electrical parameters (see 4.4) | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 7, 8A 8B, 9, 10, 11 <u>3/</u> |
| Group D end-point electrical parameters (see 4.4) | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 |
| Group E end-point electrical parameters (see 4.4) | 1, 7, 9 | 1, 7, 9 | 1, 7, 9 |

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7 and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in delta parameters (+25°C).

| Parameter <u>1/</u> | Limit | Unit |
|---------------------|--------------------------------------|------|
| I _D DCS | ± 10% of specified value in table IA | µA |
| I _D DS | ± 10% of specified value in table IA | µA |

Note: The parameters shall be recorded before and after the required burn-in to determine the delta limits.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 33 |

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$, after exposure, to the subgroups specified in table II herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein.

4.4.4.1.1 Accelerated annealing test. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $+25^\circ\text{C} \pm 5^\circ\text{C}$. Testing shall be performed at initial qualification and after any process or design changes which may affect the RHA response of the device.

4.4.4.2 Neutron testing. When required by the customer, Neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA, for the subgroups specified in table IIA herein at $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ after an exposure of 2×10^{12} neutrons/cm² (minimum).

4.4.4.3 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latch-up characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^\circ < \text{angle} < 60^\circ$). No shadowing of the ion beam due to fixturing or package related affects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10^2 and 10^5 ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.
- e. The upset test temperature shall be $+25^\circ\text{C}$ and the latch-up test temperature shall be maximum rated operating temperature of $+125^\circ\text{C}$.
- f. Bias conditions shall be $V_{DD} = 3.0$ V dc and $V_{DDC} = 2.3$ V dc for the upset measurements, and $V_{DD} = 3.6$ V dc and $V_{DDC} = 2.7$ V dc for the latch-up measurements.
- g. For SEP test limits, see table IB herein.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 34 |

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

6.7 Additional information. When specified in the purchase order or contract, a copy of the following additional data shall be supplied:

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latch-up (SEP).

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 35 |

TABLE III. Pin descriptions.

| <u>Pin Function</u> | <u>Description</u> |
|---------------------|---------------------|
| I | CMOS input |
| IS | CMOS input Schmitt |
| O | CMOS output |
| I/O | CMOS bi-directional |
| OD | CMOS open drain |
| PCI-I | PCI input |
| PCI-O | PCI output |
| PCI-I/O | PCI bi-directional |
| PCI-3 | PCI three-state |

System Signals

| Pin Name | Function | Pin Number | | Reset Value | Description |
|---|----------|----------------|----------------|-------------|---|
| | | Case outline X | Case outline Y | | |
| $\overline{\text{SYSCLK}}$ | I | 88 | Y20 | -- | Main system clock. |
| $\overline{\text{RESET}}$ | IS | 136 | L19 | -- | System reset. |
| $\overline{\text{ERROR}}$ ^{1/} | OD | 142 | K19 | -- | Processor error mode indicator. This is an active low output. |
| $\overline{\text{WDOG}}$ ^{1/} | OD | 145 | J19 | -- | Watchdog indicator. This is an active low output. |

^{1/} This pin is actively driven low and must be tied to V_{DD} through a pull-up resistor.

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 36 |

TABLE III. Pin descriptions - Continued.

Address Bus

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|----------------------------|
| | | Case outline X | Case outline Y | | |
| ADDR[0] | O | 1 | W5 | Low | Bit 0 of the address bus. |
| ADDR[1] | O | 2 | Y5 | Low | Bit 1 of the address bus. |
| ADDR[2] | O | 4 | W6 | Low | Bit 2 of the address bus. |
| ADDR[3] | O | 5 | AA5 | Low | Bit 3 of the address bus. |
| ADDR[4] | O | 6 | Y6 | Low | Bit 4 of the address bus. |
| ADDR[5] | O | 7 | AB5 | Low | Bit 5 of the address bus. |
| ADDR[6] | O | 9 | W7 | Low | Bit 6 of the address bus. |
| ADDR[7] | O | 10 | AA6 | Low | Bit 7 of the address bus. |
| ADDR[8] | O | 11 | Y7 | Low | Bit 8 of the address bus. |
| ADDR[9] | O | 12 | AA7 | Low | Bit 9 of the address bus. |
| ADDR[10] | O | 16 | AB6 | Low | Bit 10 of the address bus. |
| ADDR[11] | O | 17 | W8 | Low | Bit 11 of the address bus. |
| ADDR[12] | O | 18 | AB7 | Low | Bit 12 of the address bus. |
| ADDR[13] | O | 19 | Y8 | Low | Bit 13 of the address bus. |
| ADDR[14] | O | 21 | AA8 | Low | Bit 14 of the address bus. |
| ADDR[15] | O | 22 | W9 | Low | Bit 15 of the address bus. |
| ADDR[16] | O | 23 | AB8 | Low | Bit 16 of the address bus. |
| ADDR[17] | O | 24 | Y9 | Low | Bit 17 of the address bus. |
| ADDR[18] | O | 26 | W10 | Low | Bit 18 of the address bus. |
| ADDR[19] | O | 27 | AB9 | Low | Bit 19 of the address bus. |
| ADDR[20] | O | 28 | Y10 | Low | Bit 20 of the address bus. |
| ADDR[21] | O | 29 | AA9 | Low | Bit 21 of the address bus. |
| ADDR[22] | O | 31 | W11 | Low | Bit 22 of the address bus. |
| ADDR[23] | O | 32 | AA10 | Low | Bit 23 of the address bus. |
| ADDR[24] | O | 33 | Y11 | Low | Bit 24 of the address bus. |
| ADDR[25] | O | 34 | AB10 | Low | Bit 25 of the address bus. |
| ADDR[26] | O | 38 | AB11 | Low | Bit 26 of the address bus. |
| ADDR[27] | O | 39 | AA11 | Low | Bit 27 of the address bus. |

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 37 |

TABLE III. Pin descriptions - Continued.

Data Bus

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|-------------------------|
| | | Case outline X | Case outline Y | | |
| DATA[0] | I/O | 43 | W12 | High-Z | Bit 0 of the data bus. |
| DATA[1] | I/O | 45 | W13 | High-Z | Bit 1 of the data bus. |
| DATA[2] | I/O | 46 | Y12 | High-Z | Bit 2 of the data bus. |
| DATA[3] | I/O | 47 | AA13 | High-Z | Bit 3 of the data bus. |
| DATA[4] | I/O | 48 | AA12 | High-Z | Bit 4 of the data bus. |
| DATA[5] | I/O | 50 | AB13 | High-Z | Bit 5 of the data bus. |
| DATA[6] | I/O | 51 | W14 | High-Z | Bit 6 of the data bus. |
| DATA[7] | I/O | 52 | AA14 | High-Z | Bit 7 of the data bus. |
| DATA[8] | I/O | 53 | Y13 | High-Z | Bit 8 of the data bus. |
| DATA[9] | I/O | 57 | W15 | High-Z | Bit 9 of the data bus. |
| DATA[10] | I/O | 58 | AB15 | High-Z | Bit 10 of the data bus. |
| DATA[11] | I/O | 59 | Y14 | High-Z | Bit 11 of the data bus. |
| DATA[12] | I/O | 60 | AB14 | High-Z | Bit 12 of the data bus. |
| DATA[13] | I/O | 62 | W16 | High-Z | Bit 13 of the data bus. |
| DATA[14] | I/O | 63 | AA18 | High-Z | Bit 14 of the data bus. |
| DATA[15] | I/O | 64 | Y15 | High-Z | Bit 15 of the data bus. |
| DATA[16] | I/O | 66 | AB16 | High-Z | Bit 16 of the data bus. |
| DATA[17] | I/O | 67 | AA15 | High-Z | Bit 17 of the data bus. |
| DATA[18] | I/O | 68 | AB17 | High-Z | Bit 18 of the data bus. |
| DATA[19] | I/O | 69 | AA16 | High-Z | Bit 19 of the data bus. |
| DATA[20] | I/O | 71 | AA19 | High-Z | Bit 20 of the data bus. |
| DATA[21] | I/O | 72 | W17 | High-Z | Bit 21 of the data bus. |
| DATA[22] | I/O | 73 | AB18 | High-Z | Bit 22 of the data bus. |
| DATA[23] | I/O | 74 | Y16 | High-Z | Bit 23 of the data bus. |
| DATA[24] | I/O | 78 | Y17 | High-Z | Bit 24 of the data bus. |
| DATA[25] | I/O | 79 | AA17 | High-Z | Bit 25 of the data bus. |
| DATA[26] | I/O | 80 | W18 | High-Z | Bit 26 of the data bus. |
| DATA[27] | I/O | 81 | AB19 | High-Z | Bit 27 of the data bus. |
| DATA[28] | I/O | 83 | Y19 | High-Z | Bit 28 of the data bus. |
| DATA[29] | I/O | 84 | AB20 | High-Z | Bit 29 of the data bus. |
| DATA[30] | I/O | 85 | Y18 | High-Z | Bit 30 of the data bus. |
| DATA[31] | I/O | 86 | AA20 | High-Z | Bit 31 of the data bus. |

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 38 |

TABLE III. Pin descriptions - Continued.

Check Bits

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|--------------------------|
| | | Case outline X | Case outline Y | | |
| CB[0] | I/O | 89 | V19 | High-Z | Bit 0 of EDAC checkbits. |
| CB[1] | I/O | 90 | AA21 | High-Z | Bit 1 of EDAC checkbits. |
| CB[2] | I/O | 91 | Y21 | High-Z | Bit 2 of EDAC checkbits. |
| CB[3] | I/O | 92 | W19 | High-Z | Bit 3 of EDAC checkbits. |
| CB[4] | I/O | 93 | Y22 | High-Z | Bit 4 of EDAC checkbits. |
| CB[5] | I/O | 94 | W20 | High-Z | Bit 5 of EDAC checkbits. |
| CB[6] | I/O | 96 | W22 | High-Z | Bit 6 of EDAC checkbits. |
| CB[7] | I/O | 97 | W21 | High-Z | Bit 7 of EDAC checkbits. |

Memory Control Signals

| Pin Name | Function | Pin Number | | Reset Value | Description |
|------------------------------|----------|----------------|----------------|-------------|-------------------------------------|
| | | Case outline X | Case outline Y | | |
| $\overline{\text{WRITE}}$ | O | 98 | V21 | High | PROM and I/O write enable strobe. |
| $\overline{\text{OE}}$ | O | 99 | U19 | High | PROM and I/O output enable. |
| $\overline{\text{IOS}}$ | O | 102 | T20 | High | I/O area chip select. |
| $\overline{\text{ROMS}}[0]$ | O | 103 | V22 | High | PROM chip select. |
| $\overline{\text{ROMS}}[1]$ | O | 104 | U20 | High | PROM chip select. |
| $\overline{\text{RWE}}[0]$ | O | 105 | U22 | High | SRAM write enable strobe. |
| $\overline{\text{RWE}}[1]$ | O | 108 | T19 | High | SRAM write enable strobe. |
| $\overline{\text{RWE}}[2]$ | O | 109 | T22 | High | SRAM write enable strobe. |
| $\overline{\text{RWE}}[3]$ | O | 110 | T21 | High | SRAM write enable strobe. |
| $\overline{\text{RAMOE}}[0]$ | O | 111 | V20 | High | SRAM output enable. |
| $\overline{\text{RAMOE}}[1]$ | O | 112 | R21 | High | SRAM output enable. |
| $\overline{\text{RAMOE}}[2]$ | O | 113 | R20 | High | SRAM output enable. |
| $\overline{\text{RAMOE}}[3]$ | O | 114 | R22 | High | SRAM output enable. |
| $\overline{\text{RAMOE}}[4]$ | O | 115 | R19 | High | SRAM output enable. |
| $\overline{\text{RAMS}}[0]$ | O | 117 | P22 | High | SRAM chip select. |
| $\overline{\text{RAMS}}[1]$ | O | 118 | P20 | High | SRAM chip select. |
| $\overline{\text{RAMS}}[2]$ | O | 119 | P21 | High | SRAM chip select. |
| $\overline{\text{RAMS}}[3]$ | O | 120 | P19 | High | SRAM chip select. |
| $\overline{\text{RAMS}}[4]$ | O | 123 | N19 | High | SRAM chip select. |
| $\overline{\text{READ}}$ | O | 139 | K20 | High | SRAM, PROM, and I/O read indicator. |
| $\overline{\text{BEXC}}$ | I | 140 | K22 | -- | Bus exception. |
| $\overline{\text{BRDY}}$ | I | 141 | K21 | -- | Bus ready. |

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
39

TABLE III. Pin descriptions - Continued.SDRAM

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|------------------------------|
| | | Case outline X | Case outline Y | | |
| SDCLK | O | 41 | AB12 | High | SDRAM clock. |
| SDRAS | O | 124 | N22 | High | SDRAM row address strobe. |
| SDCAS | O | 125 | N20 | High | SDRAM column address strobe. |
| SDWEN | O | 126 | N21 | High | SDRAM write enable. |
| SDCS[0] | O | 128 | M21 | High | SDRAM chip select. |
| SDCS[1] | O | 129 | M22 | High | SDRAM chip select. |
| SDDQM[0] | O | 131 | L21 | High | SDRAM data mask. |
| SDDQM[1] | O | 132 | M20 | High | SDRAM data mask. |
| SDDQM[2] | O | 133 | L20 | High | SDRAM data mask. |
| SDDQM[3] | O | 134 | L22 | High | SDRAM data mask. |

CAN 2.0 Interface

| Pin Name | Function | Pin Number | | Reset Value | Description |
|------------|----------|----------------|----------------|-------------|--------------------|
| | | Case outline X | Case outline Y | | |
| CAN_RXD[0] | I | 146 | J20 | -- | CAN receive data. |
| CAN_TXD[0] | O | 147 | J22 | High | CAN transmit data. |
| CAN_RXD[1] | I | 148 | J21 | -- | CAN receive data. |
| CAN_TXD[1] | O | 150 | H22 | High | CAN transmit data. |

Debug Support Unit (DSU)

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|-------------------------|
| | | Case outline X | Case outline Y | | |
| DSUACT | O | 151 | H19 | Low | DSU mode indicator. |
| DSUBRE | I | 152 | H20 | -- | DSU break. |
| DSUEN | I | 153 | G19 | -- | DSU enable. |
| DSURX | I | 154 | G20 | -- | DSU UART receive data. |
| DSUTX | O | 155 | G21 | High | DSU UART transmit data. |

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
40

TABLE III. Pin descriptions - Continued.

JTAG Interface

| Pin Name | Function | Pin Number | | Reset Value | Description |
|--------------------------|----------|----------------|----------------|-------------|------------------------|
| | | Case outline X | Case outline Y | | |
| $\overline{\text{TRST}}$ | I | 156 | F20 | -- | JTAG reset. |
| $\overline{\text{TMS}}$ | I | 157 | F21 | -- | JTAG test mode select. |
| TCK | I | 160 | G22 | -- | JTAG clock. |
| TDI | I | 161 | F22 | -- | JTAG test data input. |
| TDO | O | 162 | F19 | Undefined | JTAG test data output. |

Ethernet Interface

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|---------------------------------|
| | | Case outline X | Case outline Y | | |
| EMDC | O | 163 | E22 | Low | Ethernet media interface clock. |
| ERX_CLK | I | 166 | D22 | -- | Ethernet RX clock. |
| EMDIO | I/O | 167 | D20 | High-Z | Ethernet media interface data. |
| ERX_COL | I | 168 | E21 | -- | Ethernet collision error. |
| ERX_CRS | I | 169 | E20 | -- | Ethernet carrier sense detect. |
| ERX_DV | I | 171 | D21 | -- | Ethernet receiver data valid. |
| ERX_ER | I | 172 | C21 | -- | Ethernet reception error. |
| ERXD[0] | I | 173 | C22 | -- | Ethernet receive data. |
| ERXD[1] | I | 174 | B21 | -- | Ethernet receive data. |
| ERXD[2] | I | 175 | C20 | -- | Ethernet receive data. |
| ERXD[3] | I | 176 | B20 | -- | Ethernet receive data. |
| ETXD[0] | O | 177 | C19 | Low | Ethernet transmit data. |
| ETXD[1] | O | 178 | C18 | High | Ethernet transmit data. |
| ETXD[2] | O | 179 | B18 | Low | Ethernet transmit data. |
| ETXD[3] | O | 180 | B19 | High | Ethernet transmit data. |
| ETX_CLK | I | 182 | A19 | -- | Ethernet TX clock. |
| ETX_EN | O | 184 | A18 | Low | Ethernet transmit enable. |
| ETX_ER | O | 185 | A20 | Low | Ethernet transmit error. |

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
41

TABLE III. Pin descriptions - Continued.

General Purpose I/O

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|--------------------------------|
| | | Case outline X | Case outline Y | | |
| GPIO[0] | I/O | 191 | B17 | High-Z | Bit 0 of general purpose I/O. |
| GPIO[1] | I/O | 192 | C17 | High-Z | Bit 1 of general purpose I/O. |
| GPIO[2] | I/O | 193 | A17 | High-Z | Bit 2 of general purpose I/O. |
| GPIO[3] | I/O | 194 | D17 | High-Z | Bit 3 of general purpose I/O. |
| GPIO[4] | I/O | 196 | C16 | High-Z | Bit 4 of general purpose I/O. |
| GPIO[5] | I/O | 197 | D16 | High-Z | Bit 5 of general purpose I/O. |
| GPIO[6] | I/O | 198 | C15 | High-Z | Bit 6 of general purpose I/O. |
| GPIO[7] | I/O | 199 | D15 | High-Z | Bit 7 of general purpose I/O. |
| GPIO[8] | I/O | 254 | C7 | High-Z | Bit 8 of general purpose I/O. |
| GPIO[9] | I/O | 255 | B5 | High-Z | Bit 9 of general purpose I/O. |
| GPIO[10] | I/O | 256 | D7 | High-Z | Bit 10 of general purpose I/O. |
| GPIO[11] | I/O | 257 | A5 | High-Z | Bit 11 of general purpose I/O. |
| GPIO[12] | I/O | 259 | D6 | High-Z | Bit 12 of general purpose I/O. |
| GPIO[13] | I/O | 260 | C5 | High-Z | Bit 13 of general purpose I/O. |
| GPIO[14] | I/O | 261 | C6 | High-Z | Bit 14 of general purpose I/O. |
| GPIO[15] | I/O | 262 | D5 | High-Z | Bit 15 of general purpose I/O. |

Space Wire Interface

| Pin Name | Function | Pin Number | | Reset Value | Description |
|------------|----------|----------------|----------------|-------------|-----------------------------|
| | | Case outline X | Case outline Y | | |
| SPW_CLK | I | 221 | A11 | -- | Space Wire clock. |
| SPW_RXS[0] | I | 205 | A16 | -- | Space Wire receive strobe. |
| SPW_RXD[0] | I | 206 | A15 | -- | Space Wire receive data. |
| SPW_TXS[0] | O | 207 | B16 | Low | Space Wire transmit strobe. |
| SPW_TXD[0] | O | 208 | B15 | Low | Space Wire transmit data. |
| SPW_RXS[1] | I | 212 | A14 | -- | Space Wire receive strobe. |
| SPW_RXD[1] | I | 213 | A13 | -- | Space Wire receive data. |
| SPW_TXS[1] | O | 214 | B14 | Low | Space Wire transmit strobe. |
| SPW_TXD[1] | O | 215 | B13 | Low | Space Wire transmit data. |
| SPW_RXS[2] | I | 234 | A9 | -- | Space Wire receive strobe. |
| SPW_RXD[2] | I | 235 | A8 | -- | Space Wire receive data. |
| SPW_TXS[2] | O | 236 | B9 | Low | Space Wire transmit strobe. |
| SPW_TXD[2] | O | 237 | B8 | Low | Space Wire transmit data. |
| SPW_RXS[3] | I | 242 | A7 | -- | Space Wire receive strobe. |
| SPW_RXD[3] | I | 243 | A6 | -- | Space Wire receive data. |
| SPW_TXS[3] | O | 244 | B7 | Low | Space Wire transmit strobe. |
| SPW_TXD[3] | O | 245 | B6 | Low | Space Wire transmit data. |

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 42 |

TABLE III. Pin descriptions - Continued.

UART Interface

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------|----------|----------------|----------------|-------------|---------------------|
| | | Case outline X | Case outline Y | | |
| RXD | I | 223 | C12 | -- | UART receive data. |
| TXD | O | 224 | C11 | High | UART transmit data. |

PCI Address and Data Bus

| Pin Name | Function | Pin Number | | Reset Value | Description |
|------------|----------|----------------|----------------|-------------|-------------------------------------|
| | | Case outline X | Case outline Y | | |
| PCI_AD[0] | PCI-I/O | 266 | AA2 | High-Z | Bit 0 of PCI address and data bus. |
| PCI_AD[1] | PCI-I/O | 267 | AA3 | High-Z | Bit 1 of PCI address and data bus. |
| PCI_AD[2] | PCI-I/O | 268 | Y1 | High-Z | Bit 2 of PCI address and data bus. |
| PCI_AD[3] | PCI-I/O | 269 | Y2 | High-Z | Bit 3 of PCI address and data bus. |
| PCI_AD[4] | PCI-I/O | 270 | Y3 | High-Z | Bit 4 of PCI address and data bus. |
| PCI_AD[5] | PCI-I/O | 272 | W1 | High-Z | Bit 5 of PCI address and data bus. |
| PCI_AD[6] | PCI-I/O | 273 | W2 | High-Z | Bit 6 of PCI address and data bus. |
| PCI_AD[7] | PCI-I/O | 274 | W3 | High-Z | Bit 7 of PCI address and data bus. |
| PCI_AD[8] | PCI-I/O | 279 | V2 | High-Z | Bit 8 of PCI address and data bus. |
| PCI_AD[9] | PCI-I/O | 280 | V3 | High-Z | Bit 9 of PCI address and data bus. |
| PCI_AD[10] | PCI-I/O | 281 | U1 | High-Z | Bit 10 of PCI address and data bus. |
| PCI_AD[11] | PCI-I/O | 284 | U2 | High-Z | Bit 11 of PCI address and data bus. |
| PCI_AD[12] | PCI-I/O | 285 | U3 | High-Z | Bit 12 of PCI address and data bus. |
| PCI_AD[13] | PCI-I/O | 286 | T1 | High-Z | Bit 13 of PCI address and data bus. |
| PCI_AD[14] | PCI-I/O | 287 | R2 | High-Z | Bit 14 of PCI address and data bus. |
| PCI_AD[15] | PCI-I/O | 288 | R1 | High-Z | Bit 15 of PCI address and data bus. |
| PCI_AD[16] | PCI-I/O | 305 | J1 | High-Z | Bit 16 of PCI address and data bus. |
| PCI_AD[17] | PCI-I/O | 306 | K2 | High-Z | Bit 17 of PCI address and data bus. |
| PCI_AD[18] | PCI-I/O | 307 | K1 | High-Z | Bit 18 of PCI address and data bus. |
| PCI_AD[19] | PCI-I/O | 308 | G1 | High-Z | Bit 19 of PCI address and data bus. |
| PCI_AD[20] | PCI-I/O | 309 | H3 | High-Z | Bit 20 of PCI address and data bus. |
| PCI_AD[21] | PCI-I/O | 310 | H2 | High-Z | Bit 21 of PCI address and data bus. |
| PCI_AD[22] | PCI-I/O | 312 | F1 | High-Z | Bit 22 of PCI address and data bus. |
| PCI_AD[23] | PCI-I/O | 313 | F2 | High-Z | Bit 23 of PCI address and data bus. |
| PCI_AD[24] | PCI-I/O | 317 | E1 | High-Z | Bit 24 of PCI address and data bus. |
| PCI_AD[25] | PCI-I/O | 318 | E2 | High-Z | Bit 25 of PCI address and data bus. |
| PCI_AD[26] | PCI-I/O | 321 | F3 | High-Z | Bit 26 of PCI address and data bus. |
| PCI_AD[27] | PCI-I/O | 322 | D1 | High-Z | Bit 27 of PCI address and data bus. |
| PCI_AD[28] | PCI-I/O | 323 | D2 | High-Z | Bit 28 of PCI address and data bus. |
| PCI_AD[29] | PCI-I/O | 324 | E3 | High-Z | Bit 29 of PCI address and data bus. |
| PCI_AD[30] | PCI-I/O | 326 | D3 | High-Z | Bit 30 of PCI address and data bus. |
| PCI_AD[31] | PCI-I/O | 327 | C1 | High-Z | Bit 31 of PCI address and data bus. |

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 43 |

TABLE III. Pin descriptions - Continued.PCI Control Signals

| Pin Name | Function | Pin Number | | Reset Value | Description |
|---|----------|----------------|----------------|-------------|---|
| | | Case outline X | Case outline Y | | |
| $\overline{\text{PCI_RST}}$ | PCI-I | 265 | C3 | High-Z | PCI reset input |
| PCI_CLK | PCI-I | 293 | C2 | High-Z | PCI clock input |
| $\text{PCI_C}/\overline{\text{BE}}[0]$ | PCI-I/O | 275 | V1 | High-Z | PCI bus command and byte enable. |
| $\text{PCI_C}/\overline{\text{BE}}[1]$ | PCI-I/O | 289 | P2 | High-Z | PCI bus command and byte enable. |
| $\text{PCI_C}/\overline{\text{BE}}[2]$ | PCI-I/O | 302 | H1 | High-Z | PCI bus command and byte enable. |
| $\text{PCI_C}/\overline{\text{BE}}[3]$ | PCI-I/O | 316 | G2 | High-Z | PCI bus command and byte enable. |
| PCI_PAR | PCI-I/O | 290 | P1 | High-Z | PCI parity checkbit. |
| $\overline{\text{PCI_FRAME}} \ 1/$ | PCI-3 | 301 | L1 | High-Z | PCI cycle frame indicator. |
| $\overline{\text{PCI_IRDY}} \ 1/$ | PCI-3 | 300 | L2 | High-Z | PCI initiator ready indicator. |
| $\overline{\text{PCI_TDRY}} \ 1/$ | PCI-3 | 299 | M1 | High-Z | PCI target ready indicator. |
| $\overline{\text{PCI_STOP}} \ 1/$ | PCI-3 | 295 | N1 | High-Z | PCI target stop indicator. |
| $\overline{\text{PCI_DEVSEL}} \ 1/$ | PCI-3 | 296 | M2 | High-Z | PCI device select. |
| PCI_IDSEL | PCI-I | 315 | G3 | -- | PCI initialization device select. |
| $\overline{\text{PCI_REQ}}$ | PCI-O | 329 | A4 | High-Z | PCI request to arbiter in point to point configuration. |
| $\overline{\text{PCI_GNT}}$ | PCI-I | 328 | B2 | -- | PCI bus access indicator in point to point configuration. |
| $\overline{\text{PCI_HOST}}$ | PCI-I | 330 | AB3 | -- | PCI host enable input (Connect to SYSEN# in PCI bus.). |

1/ This pin must be tied to V_{DD} through a pull-up resistor.

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
44

TABLE III. Pin descriptions - Continued.

PCI Arbiter

| Pin Name | Function | Pin Number | | Reset Value | Description |
|----------------|----------|----------------|----------------|-------------|--------------------------|
| | | Case outline X | Case outline Y | | |
| PCI_ARB_REQ[0] | PCI-I | 331 | B4 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[1] | PCI-I | 332 | AB4 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[2] | PCI-I | 337 | Y4 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[3] | PCI-I | 339 | T3 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[4] | PCI-I | 343 | P3 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[5] | PCI-I | 344 | M3 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[6] | PCI-I | 348 | K3 | -- | PCI arbiter bus request. |
| PCI_ARB_REQ[7] | PCI-I | 350 | C4 | -- | PCI arbiter bus request. |
| PCI_ARB_GNT[0] | PCI-O | 333 | B3 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[1] | PCI-O | 336 | AA4 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[2] | PCI-O | 338 | W4 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[3] | PCI-O | 342 | R3 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[4] | PCI-O | 345 | N3 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[5] | PCI-O | 347 | L3 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[6] | PCI-O | 349 | J3 | High-Z | PCI arbiter bus grant. |
| PCI_ARB_GNT[7] | PCI-O | 351 | A3 | High-Z | PCI arbiter bus grant. |

Power and Ground Pins, Case outline X

| Pin Name | Pin Number | Description |
|------------------|--|--|
| V _{DD} | 3, 15, 25, 35, 40, 44, 54, 65, 75, 87, 95, 106, 116, 127, 135, 137, 149, 158, 170, 181, 190, 200, 203, 211, 217, 222, 226, 229, 233, 241, 247, 251, 263, 271, 283, 292, 294, 304, 314, 325, 335, 346 | I/O supply voltage. |
| V _{SS} | 8, 20, 30, 42, 49, 61, 70, 82, 107, 130, 138, 159, 183, 187, 195, 204, 216, 219, 225, 230, 238, 246, 250, 258, 264, 278, 282, 303, 311, 334, 352 | I/O supply ground (pins 187 and 264 must be tied to V _{SS}). |
| V _{DDC} | 14, 37, 56, 77, 101, 122, 144, 165, 186, 188, 201, 209, 220, 227, 232, 239, 249, 252, 276, 297, 319, 340 | Core supply voltage. |
| V _{SSC} | 13, 36, 55, 76, 100, 121, 143, 164, 189, 202, 210, 218, 228, 231, 240, 253, 277, 298, 320, 341 | Core supply ground. |
| N/C | 248 | This pin must be left floating. |
| Unused | 291 | This pin must be tied to V _{DD} through a 10 kΩ resistor. |

**STANDARD
MICROCIRCUIT DRAWING**
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-08228

REVISION LEVEL
B

SHEET
45

TABLE III. Pin descriptions - Continued.

Power and Ground Pins, Package Outline Y

| Pin Name | Pin Number | Description |
|------------------|---|--|
| V _{DD} | B1,B10,B12,B22,E7,E9,E14,E16,F6,F10,F13,F17,G5,G9,G14,H6,H8,H10,H13,H15,J7,J16,J18,K5,K8,K15,K17,L6,M6,N5,N8,N15,N17,P7,P16,P18,R6,R8,R10,R13,R15,T5,T9,T14,U6,U9,U11,U12,U14,U17,V10,V13,AA1,AA22 | I/O supply voltage. |
| V _{SS} | A1,A12,A22,B11,C8,C10,C13,D4,D9,D14,D18,D19,E4,E6,E10,E13,E17,E19,F4,G4,G8,G11,G12,G15,G17,H4,H7,H16,H18,J2,J4,J9,J14,K4,K10,K13,L7,L11,L12,L17,M7,M11,M12,M17,N4,N10,N13,P4,P9,P14,R4,R7,R16,R18,T2,T4,T8,T15,T17,U4,U10,U13,V4,V5,V8,V11,V12,V15,V18,AB1,AB22 | I/O supply ground (pins 187 and 264 must be tied to V _{SS}). |
| V _{DDC} | A2,A21,D10,D13,E5,E11,E12,E18,F8,F15,G7,G10,G13,G16,G18,H5,H9,H11,H12,H14,H17,J6,J8,J15,K7,K16,L4,L8,L15,L18,M4,M8,M15,M18,N7,N16,P6,P8,P15,R5,R9,R11,R12,R14,R17,T7,T10,T13,T16,T18,U8,U15,V6,V17,AB2,AB21 | Core supply voltage. |
| V _{SSC} | A10,C9,C14,D11,D12,E8,E15,F5,F7,F9,F11,F12,F14,F16,F18,G6,H21,J5,J10,J11,J12,J13,J17,K6,K9,K11,K12,K14,K18,L5,L9,L10,L13,L14,L16,M5,M9,M10,M13,M14,M16,M19,N6,N9,N11,N12,N14,N18,P5,P10,P11,P12,P13,P17,T6,T11,T12,U5,U7,U16,U18,U21,V7,V9,V14,V17 | Core supply ground. |
| N/C | D8 | This pin must be left floating. |
| Unused | N2 | This pin must be tied to V _{DD} through a 10 kΩ resistor. |

| | | | |
|--|------------------|----------------------------|-------------------|
| STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-08228 |
| | | REVISION LEVEL B | SHEET 46 |

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-02-19

Approved sources of supply for SMD 5962-08228 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

| Standard microcircuit drawing PIN <u>1/</u> | Vendor CAGE number | Vendor similar PIN <u>2/</u> |
|---|--------------------|------------------------------|
| 5962F0822801QXC | 65342 | UT699-XQC |
| 5962R0822801QXC | 65342 | UT699-XQC |
| 5962F0822802QXC | 65342 | UT699-XQC |
| 5962R0822802QXC | 65342 | UT699-XQC |
| 5962F0822801VXC | 65342 | UT699-XVC |
| 5962R0822801VXC | 65342 | UT699-XVC |
| 5962F0822801QYC | 65342 | UT699-ZQC |
| 5962R0822801QYC | 65342 | UT699-ZQC |
| 5962F0822802QYC | 65342 | UT699-ZQC |
| 5962R0822802QYC | 65342 | UT699-ZQC |
| 5962F0822801VYC | 65342 | UT699-ZVC |
| 5962R0822801VYC | 65342 | UT699-ZVC |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
number

65342

Vendor name
and address

Aeroflex Colorado Springs, Inc.
4350 Centennial Boulevard
Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.