# IC DRAM CARD

# 8 MEGABYTES

2 MEG x 40, 4 MEG x 20

### **FEATURES**

- JEIDA, JEDEC and PCMCIA standard 88-pin IC DRAM card
- Polarized receptacle connector
- Industry standard DRAM functions and timing
- High-performance, CMOS silicon-gate process
- All outputs are fully TTL compatible
- All inputs buffered except RAS inputs
- Multiple RAS inputs for x16/18/20 or x32/36/40 selectability
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU)
- FAST PAGE MODE access cycle
- Single +5V ±5% power supply
- Low power; 24mW standby, 3.3W active (typical)
- Extended refresh standard: 1,024 cycles every 128ms

### OPTIONS

### MARKING

•	Timing
	60ns access
	70

-7 70ns access 80ns access -8

### **GENERAL DESCRIPTION**

The MT24D88C240 is an 8 megabyte, IC DRAM card organized primarily as a 2 Meg x 40 bit memory array for EDC applications. It may be used as a x32 or x36 bit memory array (the unused DQs should be tied to Vss or Vcc through current limiting resistors). It may also be configured as a 4 Meg x 20 bit memory array, provided the corresponding DQs on the host system are made common and memory bank control procedures are implemented. Separate CAS inputs allow byte accesses.

All inputs to the DRAMs are buffered, with the exception of RAS. The line drivers used for buffers reduce reflections on the card and ensure compatibility in a wide range of systems. At the same time, the line drivers add delays to the buffered input timings when compared to standard DRAMs.

The MT24D88C240 is designed for low power operation using 1 Meg x 4 low power, extended refresh DRAMs. These devices support BATTERY BACKUP (BBU) cycle refresh; a very low current, data retention mode. Standard component DRAM refresh modes are supported as well.

### PIN ASSIGNMENT (End View) 88-Pin Card (U-1)



_ Pi	N #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
15	1	Vss	31	DQ36	61	A9
	2	DQ0	32	DQ37	62	NC
	3	DQ1	33	DQ17	63	Vss
	4	DQ2	34	DQ9	64	NC
0 5	_	DQ3	35	NC	65	RAS1
_ (	6	DQ4	36	DQ10	66	CAS2
	7	DQ5	37	Vcc	67	Vss
	_	DQ6	38	DQ11	68	CAS3
	9	Vcc	39	DQ12	69	RAS3
58 59	0	DQ7	40	DQ13	70	WE
0 1	1	NC	41	DQ14	71	PD1 (Vss)
61 1	2	DQ8	42	DQ15	72	PD3 (Vss)
3 1	3	A0	43	DQ16	73	Vss
65 1	4	A2	44	Vss	74	PD5 (Vss)
66 1	5	Vcc	45	Vss	75	PD7 (TBD)
38 1 39 1	6	A4	46	DQ18	76	PD8 (NC)
1	7	NC	47	DQ19	77	DQ38
	8	A6	48	DQ20	78	DQ39
<sup>2</sup> 1	9	A8	49	DQ21	79	DQ35
74 <u>2</u>	0	NC	50	DQ22	80	DQ27
re 2	1	NC	51	DQ23	81	DQ28
7 2	2	RAS0	52	DQ24	82	DQ29
79 2	3	CAS0	53	DQ25	83	DQ30
30 2	4	CAS1	54	DQ26	84	DQ31
82 2	5	NC	55	OE (Vss)	85	DQ32
83 2		RAS2	56	Vss	86	DQ33
85 2 86	7	Vcc	57	A1	87	DQ34
87 2		PD2 (NC)	58	A3	88	Vss
88 2		PD4 (Vss)	59	A5		
3	0	PD6 (TBD)	60	A7		

Multiple RAS inputs conserve power by allowing individual bank selection. In the x32/36/40 organization, the memory array may be divided into two banks, each with four separate bytes (x32/36 only). In the x16/18/20 organization, up to four banks, each with two separate bytes, may be independently selected. One bank is activated by each RAS selection; the others not selected remain in standby mode, drawing minimum power.

IC DRAM CARD


# 2 MEG x 40, 4 MEG x 20 IC DRAM CARD T-46-23-18

MT24D88C240

Eight presence detect pins may be read by the host to identify the MT24D88C240 organization, number of banks, access time and refresh mode. These extensive presence detect functions allow systems to utilize the advanced power saving features.

The MT24D88C240 is built with a plastic frame covered by stainless steel panels. This package, containing an 88-pin receptacle connector, is keyed to prevent improper installation or insertion into other types of IC card sockets.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTE:

- 1. D = 74AC11244 line drivers.
- 2. B1, B2, B5 and B6 = 1 Meg x 8 memory blocks; B3, B4, B7 and B8 = 1 Meg x 9 memory blocks.
- 3. OE is internally connected to ground via a 300 Kohm resistor and is also buffered to the DRAMs.



### **PIN DESCRIPTIONS**

T-46-23-18

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	RAS0-3	Input	Row Address Strobe: RAS is used to clock-in the 10 row-address bits. Four RAS inputs allow for two x32/36/40 banks or four x16/18/20 banks.
23, 24, 66, 68	CAS0-3	Input	Column Address Strobe: CAS is used to clock-in the 10 column-address bits, enable the DRAM output buffers, and strobe the data inputs on WRITE cycles. Four CAS inputs allow byte access control for any memory bank configuration (not in x40 mode).
70	WE	Input	Write Enable: WE is the READ/WRITE control for the DQ pins. If WE is LOW prior to CAS going LOW, the access is an EARLY-WRITE cycle. If WE is HIGH while CAS is LOW, the access is a READ cycle, provided OE is also LOW. If WE goes LOW after CAS goes LOW, then the cycle is a LATE-WRITE cycle. A LATE-WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
55	ŌĒ	Input	Output Enable: $\overline{OE}$ is the input/output control for the DQ pins. $\overline{OE}$ is connected to ground through a 300 Kohm resistor and is intended to be LOW, allowing for EARLY-WRITE cycles only. This signal may be driven, allowing for LATE-WRITE cycles.
13, 57, 14, 58, 16, 59 18, 60, 19, 61	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS.
2-8, 10, 12, 34, 36 38-43, 33, 46-54, 80-87 79, 31, 32, 77, 78	DQ0-DQ39	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ39 act as inputs to the addressed DRAM location. BYTE WRITEs may be performed by using the corresponding CAS select (x32/36 mode only). For READ access cycles, DQ0-DQ39 act as outputs for the addressed DRAM location.
71, 28, 72, 29 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
11, 17, 20, 21, 25 35, 62, 64	NC	-	No Connect: These pins should be left unconnected (reserved for future use).
9, 15, 27, 37	Vcc	Supply	Power Supply: +5V ± 5%
1, 44, 45, 56 63, 67, 73, 88	Vss	Supply	Ground

### **FUNCTIONAL DESCRIPTION**

The MT24D88C240 is an 8 megabyte memory card structured as a 2 Meg x 32/36/40 bit memory array (RASO  $=\overline{RAS2}$ ,  $\overline{RAS1}$   $=\overline{RAS3}$ ). It also may be configured as a 4 Meg x 16/18/20 bit memory array, provided the corresponding DOs on the host are connected and memory bank control procedures are implemented by interleaving all four RAS lines.

Most x32/36/40 bit applications use the same signal to control the CAS inputs. RASO and RASI control the lower 16/18 bits, and  $\overline{RAS2}$  and  $\overline{RAS3}$  control the upper 16/18bits, to obtain a x32/36/40 memory array. For x16/18 applications, the corresponding DQs and the corresponding CAS pins must be connected together (DQ0 to DQ18, DO1 to DO19 and so forth, and CASO to CAS2 and CAS1 to  $\overline{\text{CAS3}}$ ). Each  $\overline{\text{RAS}}$  is then a bank select for the 4 Meg x 16/ 18 memory organization.

### DRAM OPERATION

### DRAM REFRESH

DRAM CARD

Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle [READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN or BAT-TERY BACKUP (BBU) REFRESH] so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 128ms, regardless of sequence.

The implied method of choice for refreshing the memory card is the BBU cycle. This is a very low current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (ICC7).

The memory card may be used with the other refresh modes common in standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the BBU REFRESH cycle. However, the memory card will draw more current in the STANDBY mode. The CBR REFRESH mode is recommended when not using the BBU mode.

### DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. READ or WRITE cycles are selected with the  $\overline{\text{WE}}$  input. A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of CAS. WE must fall prior to CAS (EARLY WRITE); if WE goes LOW after CAS, the outputs (Q) will be

T-46-23-18

activated and will drive invalid data to the inputs, unless LATE-WRITE cycle timing specifications are met. The data inputs and data outputs are routed through pins using common I/O, and pin direction is controlled by WE.

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation. Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time.

### DRAM TIMING

In accordance with JEDEC standard specifications, all inputs to the ICDRAM card are buffered, with the exception of RAS inputs. The line drivers used for buffers reduce reflections on the card and ensure compatibility in a wide range of systems. The implementation of buffers on the card may relieve the need for additional host system lin drivers. Notes 23 though 29 indicate which parameters on the IC DRAM card are affected by the line drivers, and to what magnitude they are affected. The component DRAM timing specifications, rather than those of the IC DRAM card (in systems that use both), may cause timing incompatibilities.

All traces on the IC DRAM card (buffered and nonbuffered) are approximately 50 ohms characteristic impedance. Matching impedance on the system board to 50 ohms characteristic impedance on traces to the IC DRAM card will decrease signal noise to the IC DRAM card, enhancing overall system reliability.

### PHYSICAL DESIGN

The MT24D88C240 is constructed with a molded plastic frame and covered with stainless steel panels. Inside, 24 thin small-outline package (TSOP) DRAMs are mounted on both sides of an ultrathin printed circuit board. The board is attached to a high insertion, 88-pin receptacle connector. The package has a polarized key to prevent improper installation, including insertion into other types of IC card sockets. The MT24D88C240 operates reliably up to 55°C.

T-46-23-18

### **MEMORY TRUTH TABLE**

						ADDRE	SSES	DATA IN/OUT
FUNCTION		RAS	CAS	WE	0E	<sup>t</sup> R	t <sub>C</sub>	DQ0-DQ39
Standby		Н	H→X	X	Х	Х	Х	High-Z
READ		L	L	Н	L (NC)	ROW	COL	Data Out
EARLY-WRITE		L	L	L	Х	ROW	COL	Data In
READ-WRITE	1	L	L	H→L	L→H	ROW	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	L (NC)	ROW	COL	Data Out
READ	2nd Cycle	L	H→L	Н	L (NC)	n/a	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L.	H→L	L	Х	ROW	COL	Data In
EARLY-WRITE	2nd Cycle	L	H→L	L	Х	n/a	COL	Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data In
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data In
RAS-ONLY REFRESH		Н	X	Х	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L (NC)	ROW	COL	Data Out
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data In
CAS-BEFORE-RAS RE	H→L	L	Н	Н	Х	Х	High-Z	
BATTERY BACKUP RE	EFRESH	H→L	L	Н	Н	Х	Х	High-Z

### PRESENCE DETECT TRUTH TABLE

	CHARAC	CTERISTICS	3					PRESE	NT DE	TECT P	IN (PD	x)	
Card Density	DRAM Organizations	Card Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8
OMB	No card installed	Х	Х	Х	X	NC	NC	NC	NC	NC	X	X	X
1MB 2MB	256K x 1, 4, 16, 18 256K x 1, 4, 16, 18	18 18	9 9	9	512 512	Vss Vss	Vss Vss	Vss Vss	Vss Vss	NC Vss	X	X	X
2MB 4MB	512K x 8, 9 512K x 8, 9	19 19	10 10	9 9	512 512	NC NC	Vss Vss	Vss Vss	Vss Vss	NC Vss	X	X	X
4MB	1 Meg x 1, 4, 16, 18	20	10	10	1,024	Vss	NC	Vss	Vss	NC	X	X	X
* 8MB	1 Meg x 1, 4, 16, 18	20	10	10	1,024	Vss	NC	Vss	Vss	Vss	X	X	X
8MB 16MB	2 Meg x 8, 9 2 Meg x 8, 9	21 21	11 11	10 10	1,024 1,024	NC NC	NC NC	Vss Vss	Vss Vss	NC Vss	X X	X X	X
16MB 32MB	4 Meg x 1, 4, 16, 18 4 Meg x 1, 4, 16, 18	22 22	12 12	11 11	1,024 1,024	Vss Vss	Vss Vss	NC NC	Vss Vss	NC Vss	X	X	X
Access Timi	ng		100	ns		Х	Х	Х	X	X	Vss	Vss	X
			80	ns		Х	Х	Х	Х	Х	NC	Vss	X
			70	ns		Х	Х	Х	Х	Х	Vss	NC	Х
	60ns				Х	Х	Х	Х	Х	NC	NC	Х	
50ns					Х	Х	Х	Х	Χ	Vss	Vss	Х	
Refresh Control			Stan	dard		Х	х	X	Х	Х	Х	Х	NC
		Auto				Х	Х	Х	Х	Х	Х	Х	Vss

NOTE: Vss = Ground.

NEW IC DRAM CARD

T-46-23-18

### ABSOLUTE MAXIMUM RATINGS\*

11000001211211
Voltage on Vcc Supply Relative to Vss0.5V to +5.25V
Operating Temperature T <sub>A</sub> (Ambient)0°C to 55°C
Storage Temperature20°C to +80°C
Power Dissipation15W
Short Circuit Output Current50mA
Card Insertions (Connector's Life Cycle)10,000

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (0°C  $\leq$  T<sub>A</sub>  $\leq$  55°C; Vcc = 5V  $\pm$ 5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	Vcc	4.75	5.25	V	1	
Input High (Logic 1) Voltage, All Inputs	ViH	3.5	Vcc+0.5	٧	1	
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	٧	1	
INPUT LEAKAGE CURRENT, Any input	Non-buffered	lin	-12	12	μA	
$(0V \le V_{IN} \le 5.25V$ ; all other pins not under test = 0V)	Buffered	Ів	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V	/оит ≤ <b>5.25V</b> )	loz	-10	10	μΑ	
OUTPUT LEVELS		Vон	2.4		٧	
Output High Voltage (lout = -5mA) Output Low Voltage (lout = 4.2mA)	Vol		0.4	٧		

			MAX		]	
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	48	48	48	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2	4.8	4.8	4.8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	lcc3	1.26	1.14	1.02	A	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: <sup>†</sup> PC = <sup>†</sup> PC (MIN))	Icc4	900	780	660	mA	3, 4, 30
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = V <sub>I</sub> H: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	lcc5	1.26	1.14	1.02	A	3, 30
REFRESH CURRENT: CAS-BEFORE-RAS (CBR) Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	lcc6	1.26	1.14	1.02	А	3, 5, 30
REFRESH CURRENT: BATTERY BACKUP (BBU) Average power supply current during BBU: CAS = 0.2V or CBR cycling; RAS = †RAS (MIN) up to 300ns; RC = 125µs; WE, A0-A9 and DQ = Vcc -0.2V or 0.2V (DQ may be left open)	lcc7	7.2	7.2	7.2	mA	3, 5



### **CAPACITANCE**

T-46-23-18

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: CASO, CAS1, CAS2, CAS3, A0-A9, OE	C <sub>I</sub> 1		9	pF	2
Input Capacitance: WE	Cı2		13	ρF	2
Input Capacitance: RAS0, RAS1, RAS2, RAS3	Сіз		50	pF	2
Input/Output Capacitance: DQ	Cio		20	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C  $\leq$   $T_{A} \leq$  55°C; Vcc = 5V  $\pm 5\%$ )

AC CHARACTERISTICS			-6		-7		-8	T	1
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	110		130		150		ns	23
FAST-PAGE-MODE	tPC	40		40		45		ns	23
READ or WRITE cycle time			1				İ	""	
Access time from RAS	<sup>t</sup> RAC		60		70		80	ns	14, 23
Access time from CAS	<sup>t</sup> CAC		25		30		30	ns	15, 26
Access time from column address	†AA		40		45		50	ns	26
Access time from CAS precharge	†CPA		50		50		55	ns	26
RAS pulse width	<sup>1</sup> RAS	60	100,000	70	100,000	80	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	†RASP	60	100,000	70	100,000	80	100,000	ns	23
RAS hold time	<sup>t</sup> RSH	25		30	100,000	30	100,000	ns	26
RAS precharge time	†RP	45		50	<del>                                     </del>	60	<del> </del>	ns	23
CAS pulse width	tCAS	15	100,000	20	100.000	20	100,000	ns	23
CAS hold time	<sup>t</sup> CSH	55	. ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	65	100,000	75	100,000	ns	25
CAS precharge time	<sup>1</sup> CPN	10	T	10	1	10	<del> </del>	ns	16, 23
CAS precharge time (FAST PAGE MODE)	†CP	10		10	<del>                                     </del>	10	<del> </del>	ns	23
RAS to CAS delay time	<sup>t</sup> RCD	10	35	15	40	15	50	ns	17, 28
CAS to RAS precharge time	tCRP	15		15		15	1 .	ns	26
Row address setup time	<sup>t</sup> ASR	10		10		10	<del> </del>	ns	26
Row address hold time	¹RAH	5		5		5	<del>  </del>	ns	25
RAS to column	†RAD	10	20	10	25	10	30	ns	18, 28
address delay time					""		"	ris	10, 20
Column address setup time	†ASC	5	· ·	5		5	<del>                                     </del>	ns	24
Column address hold time	<sup>t</sup> CAH	15		20		20	-	ns	24
Column address hold time	tAR .	45		50		55	<del>                                     </del>	ns	25
(referenced to RAS)	-					-		113	23
Column address to	t <sub>RAL</sub>	40		45	<del> </del>	50	<del> </del>	ns	26
RAS lead time						•••		113	20
Read command setup time	tRCS	5		5		5		ns	25
Read command hold time	†RCH	5		5	<del></del>	5	<del></del>	ns	19, 24
(referenced to CAS)	}	-		•				115	19, 24
Read command hold time	<sup>t</sup> RRH	-5		-5.	<del></del>	-5	<del>                                     </del>	ns	19, 25
(referenced to RAS)			'			•		113	18, 23
CAS to output in Low-Z	<sup>t</sup> CLZ	5		5		5		ns	24
Output buffer turn-off delay	<sup>1</sup> OFF	5	30	5	30	5	30	ns	20, 29, 35
WE command setup time	twcs	5		5		5		ns	24

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C  $\leq$   $T_{A}$   $\leq$  55°C; Vcc = 5V  $\pm 5\%$ )

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	tWCH	15		20		20		ns	24
Write command hold time	tWCR	40		50		55		ns	25
(referenced to RAS)									
Write command pulse width	tWP	10		15		15_		ns	23
Write command to RAS lead time	¹RWL	25		30		30		ns	26
Write command to CAS lead time	<sup>†</sup> CWL	20		25		25		ns	24
Data-in setup time	†DS	5		5		5		ns	24, 32
Data-in hold time	<sup>t</sup> DH	5		10		10		ns	25, 32
Data-in hold time (referenced to RAS)	<sup>t</sup> DHR	45		55		60		ns	23
Transition time (rise or fall)	tΤ	2	15	2	15	2	15	ns	9, 10, 23
Refresh period (1,024 cycles)	¹REF		128		128		128	ms	
RAS to CAS precharge time	<sup>t</sup> RPC	10		10		10		ns	26
CAS setup time (CAS-BEFORE-RAS refresh)	tCSR	20		20		20		ns	5, 26
CAS hold time (CAS-BEFORE-RAS refresh)	†CHR	10		10		10		ns	5, 25
WE hold time (CAS-BEFORE-RAS refresh)	¹WRH	5		5		5		ns	22, 25
WE setup time (CAS-BEFORE-RAS refresh)	tWRP	20		20		20		ns	22, 26
WE hold time (WCBR test cycle)	tWTH	5		5		5		ns	22, 25
WE setup time	¹wrs	20		20		20	·	ns	22, 26
READ-WRITE cycle time	tRWC	165		185		205		ns	
FAST-PAGE-MODE READ-WRITE cycle time	<sup>t</sup> PRWC	90		95		100		ns	23
RAS to WE delay time	tRWD	80		90		100		ns	31, 27
Column Address to WE delay time	IAWD	65		70		75		ns	31, 24
CAS to WE delay time	tCWD	50		65		55		ns	31, 24
Output buffer turn-off delay	¹OE	<u> </u>	25		30		30	ns	20, 33, 26
Output disable	GO <sup>†</sup>		25		30		30	ns	35, 26
OE hold time from WE during READ-MODIFY-WRITE cycle	†OEH	5		10		10		ns	34, 27
OE hold time from RAS during HIDDEN REFRESH cycle	†ORD	10		10		10		ns	21, 26

NEW IC DRAM CARD

# 73 113 **---**11K



### MT24D88C240 2 MEG x 40, 4 MEG x 20 IC DRAM CARD

### **NOTES**

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled.  $V_{CC} = 5V \pm 10\%$ , f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 8. AC characteristics assume  ${}^{t}T = 5$ ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{\rm IL}$  (or between  $V_{\rm IL}$  and  $V_{\rm IH}$ ) in a monotonic manner.
- 11. If  $\overline{\text{CAS}} = \text{Vii}$ , data output is High-Z.
- If CAS = VII., data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RCD (MAX) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>AA.

### T-46-23-18

- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 22. WTS and WTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of WRP and WRH in the CBR refresh cycle.
- 23. Timing between the DRAMs and the DRAM card did not change with the addition of the line drivers.
- 24. A +5ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- 25. A -5ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- 26. A +10ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- 27. A -10ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- A -5ns (MIN) and a -10ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- 29. A +5ns (MIN) and a +10ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
- 30. The maximum current ratings are based with the memory operating or being refreshed in the x32/36/40 mode. The stated maximums may be reduced by one half when used in the x16/18/20 mode.
- 31. tWCS, 'RWD, 'AWD and 'CWD are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ 'RWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle.



**NOTES** (continued)

- 32. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 33. If  $\overline{\text{OE}}$  is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 34. LATE-WRITE and READ-MODIFY-WRITE cycles must have both <sup>t</sup>OD and <sup>t</sup>OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS

T-46-23-18


remains LOW and  $\overline{\text{OE}}$  is taken back LOW after 'OEH is met. If  $\overline{\text{CAS}}$  goes HIGH prior to  $\overline{\text{OE}}$  going back LOW, the DQs will remain open.

35. The DQs open during READ cycles once <sup>t</sup>OD or <sup>t</sup>OFF occur. If CAS goes HIGH first, OE becomes a "don't care." If  $\overline{OE}$  goes HIGH and  $\overline{CAS}$  stays LOW,  $\overline{OE}$  is not a "don't care;" and the DQs will provide the previously read data if  $\overline{OE}$  is taken back LOW (while CAS remains LOW).


IC DRAM CARD

### **READ CYCLE**

T-46-23-18



### **EARLY-WRITE CYCLE**




NEW


IC DRAM CARD

## **READ-WRITE CYCLE**

(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



### **FAST-PAGE-MODE READ CYCLE**




4-180


MT24D88C240 REV. 4/92

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©1992, Micron Technology, Inc.

### T-46-23-18 **FAST-PAGE-MODE EARLY-WRITE CYCLE**



### FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)






NEW |

IC DRAM CARD

### MT24D88C240 2 MEG x 40, 4 MEG x 20 IC DRAM CARD


### **RAS-ONLY REFRESH CYCLE** (ADDR = A0-A9; WE = DON'T CARE)

T-46-23-18




### CAS-BEFORE-RAS REFRESH CYCLE

(A0-A9 = DON'T CARE)



## **BATTERY BACKUP REFRESH CYCLE**

(A0-A9 = DON'T CARE)



4-182

MT24D88C240 REV. 4/92


I IC DRAM CARD



## MT24D88C240 2 MEG x 40, 4 MEG x 20 IC DRAM CARD

### **HIDDEN REFRESH CYCLE 21** (WE = HIGH)

T-46-23-18



DON'T CARE

W UNDEFINED

### RESERVED JEDEC, JEIDA and PCMCIA **88-PIN ASSIGNMENT**

(All Possible Combinations)

### MT24D88C240 PIN ASSIGNMENT (JEDEC Standard)

45 46 47 Vss DQ18 DQ0 DQ1 DQ19 48 DQ20 DQ3 DQ4 DQ5 DQ6 49 50 51 52 53 54 55 56 57 58 59 60 61 DQ21 DQ22 DQ23 DQ24 DQ25 5.0V Voc DQ7 3.3V Vcc 11 12 13 14 15 16 DQ8 A0 A2 A1 A3 A5 A7 A9 5.0V Vcc A4 3.3V Vcc 18 62 63 64 65 66 67 68 A8 A10 19 Vss 20 21 22 23 24 A13 RAS1 CAS2 A12 RAS0 CAS0 Vss CAS3 3.3V Vcc RAS2 5.0V Vcc PD2 25 26 27 28 69 WE 70 71 72 73 74 PD1 PD3 PD4 Vss 30 31 PD5 DQ36 75 PD7 DQ37 32 33 34 35 76 77 78 79 80 DQ17 DQ9 DQ38 DQ39 3.3V Vcc DQ35 DQ10 DQ27 5.0V Vcc 37 81 DQ28 DQ11 38 82 DQ29 39 40 41 DQ12 DQ13 83 DQ30 84 85 86 DQ31 DQ32 DQ14 DQ15 42 DQ33 DQ16 43 Vss

	_			
Vss DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 VCC DQ7 NC DQ8 A0 A2 Vcc A6 A8 NC NC RASS CASS CASS CASS CASS CASS CASS CAS	1 2 3 4 5 6 7 8 9 10 11 12 3 14 15 16 17 18 19 20 12 22 23 24 29 29 30 31 24 35 36 37 38 39 40 14 22 43 44 44	000000000000000000000000000000000000000	45 46 47 48 49 55 55 55 55 56 57 57 58 60 61 62 63 64 65 66 67 71 72 73 74 75 76 77 78 79 80 81 81 81 81 81 81 81 81 81 81 81 81 81	Vss DO18 DO19 DO219 DO220 DO221 DO222 DO223 DO224 DO25 DO226 DO226 DO226 DO226 DO226 DO226 DO227 DO227 DO228 DO231 DO32 DO33 DO334 Vss

IC DRAM CARD