

MICRON
TECHNOLOGY INC.
MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

IC DRAM CARD

8 MEGABYTES

2 MEG x 40, 4 MEG x 20

FEATURES

- JEIDA, JEDEC and PCMCIA standard 88-pin IC DRAM card
- Polarized receptacle connector
- Industry standard DRAM functions and timing
- High-performance, CMOS silicon-gate process
- All outputs are fully TTL compatible
- All inputs buffered except RAS inputs
- Multiple RAS inputs for x16/18/20 or x32/36/40 selectability
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU)
- FAST PAGE MODE access cycle
- Single +5V $\pm 5\%$ power supply
- Low power; 24mW standby, 3.3W active (typical)
- Extended refresh standard: 1,024 cycles every 128ms

OPTIONS

- Timing
- 60ns access
- 70ns access
- 80ns access

MARKING

-6
-7
-8


GENERAL DESCRIPTION

The MT24D88C240 is an 8 megabyte, IC DRAM card organized primarily as a 2 Meg x 40 bit memory array for EDC applications. It may be used as a x32 or x36 bit memory array (the unused DQs should be tied to Vss or Vcc through current limiting resistors). It may also be configured as a 4 Meg x 20 bit memory array, provided the corresponding DQs on the host system are made common and memory bank control procedures are implemented. Separate CAS inputs allow byte accesses.

All inputs to the DRAMs are buffered, with the exception of RAS. The line drivers used for buffers reduce reflections on the card and ensure compatibility in a wide range of systems. At the same time, the line drivers add delays to the buffered input timings when compared to standard DRAMs.

The MT24D88C240 is designed for low power operation using 1 Meg x 4 low power, extended refresh DRAMs. These devices support BATTERY BACKUP (BBU) cycle refresh; a very low current, data retention mode. Standard component DRAM refresh modes are supported as well.

PIN ASSIGNMENT (End View) 88-Pin Card (U-1)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	31	DQ36	61	A9
2	DQ0	32	DQ37	62	NC
3	DQ1	33	DQ17	63	Vss
4	DQ2	34	DQ9	64	NC
5	DQ3	35	NC	65	RAS1
6	DQ4	36	DQ10	66	CAS2
7	DQ5	37	Vcc	67	Vss
8	DQ6	38	DQ11	68	CAS3
9	Vcc	39	DQ12	69	RAS3
10	DQ7	40	DQ13	70	WE
11	NC	41	DQ14	71	PD1 (Vss)
12	DQ8	42	DQ15	72	PD3 (Vss)
13	A0	43	DQ16	73	Vss
14	A2	44	Vss	74	PD5 (Vss)
15	Vcc	45	Vss	75	PD7 (TBD)
16	A4	46	DQ18	76	PD8 (NC)
17	NC	47	DQ19	77	DQ38
18	A6	48	DQ20	78	DQ39
19	A8	49	DQ21	79	DQ35
20	NC	50	DQ22	80	DQ27
21	NC	51	DQ23	81	DQ28
22	RAS0	52	DQ24	82	DQ29
23	CAS0	53	DQ25	83	DQ30
24	CAS1	54	DQ26	84	DQ31
25	NC	55	OE (Vss)	85	DQ32
26	RAS2	56	Vss	86	DQ33
27	Vcc	57	A1	87	DQ34
28	PD2 (NC)	58	A3	88	Vss
29	PD4 (Vss)	59	A5		
30	PD6 (TBD)	60	A7		

Multiple RAS inputs conserve power by allowing individual bank selection. In the x32/36/40 organization, the memory array may be divided into two banks, each with four separate bytes (x32/36 only). In the x16/18/20 organization, up to four banks, each with two separate bytes, may be independently selected. One bank is activated by each RAS selection; the others not selected remain in standby mode, drawing minimum power.


MICRON
 TECHNOLOGY, INC.

MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

Eight presence detect pins may be read by the host to identify the MT24D88C240 organization, number of banks, access time and refresh mode. These extensive presence detect functions allow systems to utilize the advanced power saving features.

The MT24D88C240 is built with a plastic frame covered by stainless steel panels. This package, containing an 88-pin receptacle connector, is keyed to prevent improper installation or insertion into other types of IC card sockets.

FUNCTIONAL BLOCK DIAGRAM


- NOTE:**
1. D = 74AC11244 line drivers.
 2. B1, B2, B5 and B6 = 1 Meg x 8 memory blocks; B3, B4, B7 and B8 = 1 Meg x 9 memory blocks.
 3. \overline{OE} is internally connected to ground via a 300 Kohm resistor and is also buffered to the DRAMs.


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD
PIN DESCRIPTIONS**T-46-23-18**

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	$\overline{\text{RAS}}0-3$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 10 row-address bits. Four $\overline{\text{RAS}}$ inputs allow for two x32/36/40 banks or four x16/18/20 banks.
23, 24, 66, 68	$\overline{\text{CAS}}0-3$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 10 column-address bits, enable the DRAM output buffers, and strobe the data inputs on WRITE cycles. Four $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration (not in x40 mode).
70	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is an EARLY-WRITE cycle. If $\overline{\text{WE}}$ is HIGH while $\overline{\text{CAS}}$ is LOW, the access is a READ cycle, provided $\overline{\text{OE}}$ is also LOW. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, then the cycle is a LATE-WRITE cycle. A LATE-WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
55	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ is the input/output control for the DQ pins. $\overline{\text{OE}}$ is connected to ground through a 300 Kohm resistor and is intended to be LOW, allowing for EARLY-WRITE cycles only. This signal may be driven, allowing for LATE-WRITE cycles.
13, 57, 14, 58, 16, 59 18, 60, 19, 61	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
2-8, 10, 12, 34, 36 38-43, 33, 46-54, 80-87 79, 31, 32, 77, 78	DQ0-DQ39	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ39 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select (x32/36 mode only). For READ access cycles, DQ0-DQ39 act as outputs for the addressed DRAM location.
71, 28, 72, 29 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
11, 17, 20, 21, 25 35, 62, 64	NC	-	No Connect: These pins should be left unconnected (reserved for future use).
9, 15, 27, 37	Vcc	Supply	Power Supply: +5V \pm 5%
1, 44, 45, 56 63, 67, 73, 88	Vss	Supply	Ground

NEW
IC DRAM CARD

MICRON
TECHNOLOGY, INC.
MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

FUNCTIONAL DESCRIPTION

The MT24D88C240 is an 8 megabyte memory card structured as a 2 Meg x 32/36/40 bit memory array ($\overline{\text{RAS0}} = \text{RAS2}, \text{RAS1} = \text{RAS3}$). It also may be configured as a 4 Meg x 16/18/20 bit memory array, provided the corresponding DQs on the host are connected and memory bank control procedures are implemented by interleaving all four $\overline{\text{RAS}}$ lines.

Most x32/36/40 bit applications use the same signal to control the $\overline{\text{CAS}}$ inputs. $\overline{\text{RAS0}}$ and $\overline{\text{RAS1}}$ control the lower 16/18 bits, and $\overline{\text{RAS2}}$ and $\overline{\text{RAS3}}$ control the upper 16/18 bits, to obtain a x32/36/40 memory array. For x16/18 applications, the corresponding DQs and the corresponding $\overline{\text{CAS}}$ pins must be connected together (DQ0 to DQ18, DQ1 to DQ19 and so forth, and $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$ and $\overline{\text{CAS1}}$ to $\overline{\text{CAS3}}$). Each $\overline{\text{RAS}}$ is then a bank select for the 4 Meg x 16/18 memory organization.

DRAM OPERATION

DRAM REFRESH

Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle [READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN or BATTERY BACKUP (BBU) REFRESH] so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 128ms, regardless of sequence.

The implied method of choice for refreshing the memory card is the BBU cycle. This is a very low current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (Icc7).

The memory card may be used with the other refresh modes common in standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the BBU REFRESH cycle. However, the memory card will draw more current in the STANDBY mode. The CBR REFRESH mode is recommended when not using the BBU mode.

DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{CAS}}$. $\overline{\text{WE}}$ must fall prior to $\overline{\text{CAS}}$ (EARLY WRITE); if $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$, the outputs (Q) will be

activated and will drive invalid data to the inputs, unless LATE-WRITE cycle timing specifications are met. The data inputs and data outputs are routed through pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$.

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation. Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time.

DRAM TIMING

In accordance with JEDEC standard specifications, all inputs to the IC DRAM card are buffered, with the exception of $\overline{\text{RAS}}$ inputs. The line drivers used for buffers reduce reflections on the card and ensure compatibility in a wide range of systems. The implementation of buffers on the card may relieve the need for additional host system line drivers. Notes 23 through 29 indicate which parameters on the IC DRAM card are affected by the line drivers, and to what magnitude they are affected. The component DRAM timing specifications, rather than those of the IC DRAM card (in systems that use both), may cause timing incompatibilities.

All traces on the IC DRAM card (buffered and non-buffered) are approximately 50 ohms characteristic impedance. Matching impedance on the system board to 50 ohms characteristic impedance on traces to the IC DRAM card will decrease signal noise to the IC DRAM card, enhancing overall system reliability.

PHYSICAL DESIGN

The MT24D88C240 is constructed with a molded plastic frame and covered with stainless steel panels. Inside, 24 thin small-outline package (TSOP) DRAMs are mounted on both sides of an ultrathin printed circuit board. The board is attached to a high insertion, 88-pin receptacle connector. The package has a polarized key to prevent improper installation, including insertion into other types of IC card sockets. The MT24D88C240 operates reliably up to 55°C.

NEW
IC DRAM CARD


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

MEMORY TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA IN/OUT
						'R	'C	
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L (NC)	ROW	COL	Data Out
EARLY-WRITE		L	L	L	X	ROW	COL	Data In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L (NC)	ROW	COL	Data Out
	2nd Cycle	L	H→L	H	L (NC)	n/a	COL	Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data In
RAS-ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L (NC)	ROW	COL	Data Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data In
CAS-BEFORE-RAS REFRESH		H→L	L	H	H	X	X	High-Z
BATTERY BACKUP REFRESH		H→L	L	H	H	X	X	High-Z

PRESENCE DETECT TRUTH TABLE

CHARACTERISTICS						PRESENT DETECT PIN (PDx)							
Card Density	DRAM Organizations	Card Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8
0MB	No card installed	X	X	X	X	NC	NC	NC	NC	NC	X	X	X
1MB	256K x 1, 4, 16, 18	18	9	9	512	Vss	Vss	Vss	Vss	NC	X	X	X
2MB	256K x 1, 4, 16, 18	18	9	9	512	Vss	Vss	Vss	Vss	Vss	X	X	X
2MB	512K x 8, 9	19	10	9	512	NC	Vss	Vss	Vss	NC	X	X	X
4MB	512K x 8, 9	19	10	9	512	NC	Vss	Vss	Vss	Vss	X	X	X
4MB	1 Meg x 1, 4, 16, 18	20	10	10	1,024	Vss	NC	Vss	Vss	NC	X	X	X
8MB	1 Meg x 1, 4, 16, 18	20	10	10	1,024	Vss	NC	Vss	Vss	Vss	X	X	X
8MB	2 Meg x 8, 9	21	11	10	1,024	NC	NC	Vss	Vss	NC	X	X	X
16MB	2 Meg x 8, 9	21	11	10	1,024	NC	NC	Vss	Vss	Vss	X	X	X
16MB	4 Meg x 1, 4, 16, 18	22	12	11	1,024	Vss	Vss	NC	Vss	NC	X	X	X
32MB	4 Meg x 1, 4, 16, 18	22	12	11	1,024	Vss	Vss	NC	Vss	Vss	X	X	X
Access Timing		100ns				X	X	X	X	X	Vss	Vss	X
		80ns				X	X	X	X	X	NC	Vss	X
		70ns				X	X	X	X	X	Vss	NC	X
		60ns				X	X	X	X	X	NC	NC	X
		50ns				X	X	X	X	X	Vss	Vss	X
Refresh Control		Standard				X	X	X	X	X	X	X	NC
		Auto				X	X	X	X	X	X	X	Vss

NOTE: Vss = Ground.

MICRON
TECHNOLOGY, INC.**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD**T-46-23-18****ABSOLUTE MAXIMUM RATINGS***

Voltage on Vcc Supply Relative to Vss -0.5V to +5.25V
 Operating Temperature T_A (Ambient) 0°C to 55°C
 Storage Temperature -20°C to +80°C
 Power Dissipation 15W
 Short Circuit Output Current 50mA
 Card Insertions (Connector's Life Cycle) 10,000

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 55°C; Vcc = 5V ±5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.75	5.25	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	3.5	Vcc+0.5	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1
INPUT LEAKAGE CURRENT, Any input (0V ≤ V _{IN} ≤ 5.25V; all other pins not under test = 0V)	Non-buffered I _{IN}	-12	12	μA	
	Buffered I _{IB}	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.25V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	48	48	48	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	I _{CC2}	4.8	4.8	4.8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC3}	1.26	1.14	1.02	A	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	900	780	660	mA	3, 4, 30
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} (MIN))	I _{CC5}	1.26	1.14	1.02	A	3, 30
REFRESH CURRENT: CAS-BEFORE-RAS (CBR) Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	1.26	1.14	1.02	A	3, 5, 30
REFRESH CURRENT: BATTERY BACKUP (BBU) Average power supply current during BBU: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN) up to 300ns; t _{RC} = 125μs; WE, A0-A9 and DQ = Vcc -0.2V or 0.2V (DQ may be left open)	I _{CC7}	7.2	7.2	7.2	mA	3, 5


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD
CAPACITANCE

T-46-23-18

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: CAS0, CAS1, CAS2, CAS3, A0-A9, OE	C _{I1}		9	pF	2
Input Capacitance: WE	C _{I2}		13	pF	2
Input Capacitance: RAS0, RAS1, RAS2, RAS3	C _{I3}		50	pF	2
Input/Output Capacitance: DQ	C _{I0}		20	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ 55°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	40		40		45		ns	23
Access time from RAS	¹ RAC		60		70		80	ns	14, 23
Access time from CAS	¹ CAC		25		30		30	ns	15, 26
Access time from column address	¹ AA		40		45		50	ns	26
Access time from CAS precharge	¹ CPA		50		50		55	ns	26
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	23
RAS hold time	¹ RSH	25		30		30		ns	26
RAS precharge time	¹ RP	45		50		60		ns	23
CAS pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	23
CAS hold time	¹ CSH	55		65		75		ns	25
CAS precharge time	¹ CPN	10		10		10		ns	16, 23
CAS precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	23
RAS to CAS delay time	¹ RCD	10	35	15	40	15	50	ns	17, 28
CAS to RAS precharge time	¹ CRP	15		15		15		ns	26
Row address setup time	¹ ASR	10		10		10		ns	26
Row address hold time	¹ RAH	5		5		5		ns	25
RAS to column address delay time	¹ RAD	10	20	10	25	10	30	ns	18, 28
Column address setup time	¹ ASC	5		5		5		ns	24
Column address hold time	¹ CAH	15		20		20		ns	24
Column address hold time (referenced to RAS)	¹ AR	45		50		55		ns	25
Column address to RAS lead time	¹ RAL	40		45		50		ns	26
Read command setup time	¹ RCS	5		5		5		ns	25
Read command hold time (referenced to CAS)	¹ RCH	5		5		5		ns	19, 24
Read command hold time (referenced to RAS)	¹ RRH	-5		-5		-5		ns	19, 25
CAS to output in Low-Z	¹ CLZ	5		5		5		ns	24
Output buffer turn-off delay	¹ OFF	5	30	5	30	5	30	ns	20, 29, 35
WE command setup time	¹ WCS	5		5		5		ns	24


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5V \pm 5\%$)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	15		20		20		ns	24
Write command hold time (referenced to RAS)	t_{WCR}	40		50		55		ns	25
Write command pulse width	t_{WP}	10		15		15		ns	23
Write command to RAS lead time	t_{RWL}	25		30		30		ns	26
Write command to CAS lead time	t_{CWL}	20		25		25		ns	24
Data-in setup time	t_{DS}	5		5		5		ns	24, 32
Data-in hold time	t_{DH}	5		10		10		ns	25, 32
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	23
Transition time (rise or fall)	t_T	2	15	2	15	2	15	ns	9, 10, 23
Refresh period (1,024 cycles)	t_{REF}		128		128		128	ms	
RAS to CAS precharge time	t_{RPC}	10		10		10		ns	26
CAS setup time (CAS-BEFORE-RAS refresh)	t_{CSR}	20		20		20		ns	5, 26
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	10		10		10		ns	5, 25
WE hold time (CAS-BEFORE-RAS refresh)	t_{WRH}	5		5		5		ns	22, 25
WE setup time (CAS-BEFORE-RAS refresh)	t_{WRP}	20		20		20		ns	22, 26
WE hold time (WCBR test cycle)	t_{WTH}	5		5		5		ns	22, 25
WE setup time	t_{WTS}	20		20		20		ns	22, 26
READ-WRITE cycle time	t_{RWC}	165		185		205		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	90		95		100		ns	23
RAS to WE delay time	t_{RWD}	80		90		100		ns	31, 27
Column Address to WE delay time	t_{AWD}	65		70		75		ns	31, 24
CAS to WE delay time	t_{CWD}	50		65		55		ns	31, 24
Output buffer turn-off delay	t_{OE}		25		30		30	ns	20, 33, 26
Output disable	t_{OD}		25		30		30	ns	35, 26
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEHL}	5		10		10		ns	34, 27
OE hold time from RAS during HIDDEN REFRESH cycle	t_{ORD}	10		10		10		ns	21, 26

 NEW
 IC DRAM CARD



MT24D88C240

2 MEG x 40, 4 MEG x 20 IC DRAM CARD

NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$, $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\text{CAS} = V_{IH}$, data output is High-Z.
12. If $\text{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If CAS is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .

T-46-23-18

19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR refresh cycle.
23. Timing between the DRAMs and the DRAM card did not change with the addition of the line drivers.
24. A +5ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
25. A -5ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
26. A +10ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
27. A -10ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
28. A -5ns (MIN) and a -10ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
29. A +5ns (MIN) and a +10ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
30. The maximum current ratings are based with the memory operating or being refreshed in the x32/36/40 mode. The stated maximums may be reduced by one half when used in the x16/18/20 mode.
31. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE-WRITE ($\overline{\text{OE}}$ controlled) cycle.

NEW
IC DRAM CARD

MICRON
TECHNOLOGY INC.**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD**T-46-23-18****NOTES (continued)**

32. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
33. If $\overline{\text{OE}}$ is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
34. LATE-WRITE and READ-MODIFY-WRITE cycles must have both 'OD and 'OE met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if $\overline{\text{CAS}}$



remains LOW and $\overline{\text{OE}}$ is taken back LOW after 'OE is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.

35. The DQs open during READ cycles once 'OD or 'OFF occur. If $\overline{\text{CAS}}$ goes HIGH first, $\overline{\text{OE}}$ becomes a "don't care." If $\overline{\text{OE}}$ goes HIGH and $\overline{\text{CAS}}$ stays LOW, $\overline{\text{OE}}$ is not a "don't care;" and the DQs will provide the previously read data if $\overline{\text{OE}}$ is taken back LOW (while $\overline{\text{CAS}}$ remains LOW).

NEW
IC DRAM CARD

MICRON
TECHNOLOGY INC.**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD**READ CYCLE**

T-46-23-18

**EARLY-WRITE CYCLE**

DON'T CARE


UNDEFINED

MICRON
 TECHNOLOGY, INC.


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

READ-WRITE CYCLE **(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**



FAST-PAGE-MODE READ CYCLE




MICRON
TECHNOLOGY, INC.


MT24D88C240
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

FAST-PAGE-MODE EARLY-WRITE CYCLE

T-46-23-18






FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)

☐ DON'T CARE

UNDEFINED


MICRON
TECHNOLOGY INC**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD**RAS-ONLY REFRESH CYCLE**
(ADDR = A0-A9; $\overline{\text{WE}}$ = DON'T CARE)

T-46-23-18

**CAS-BEFORE-RAS REFRESH CYCLE**
(A0-A9 = DON'T CARE)**BATTERY BACKUP REFRESH CYCLE**
(A0-A9 = DON'T CARE)

DON'T CARE

UNDEFINED

MICRON
TECHNOLOGY INC.**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD**HIDDEN REFRESH CYCLE²¹**
(\overline{WE} = HIGH)**T-46-23-18****NEW**
IC DRAM CARD

MICRON
TECHNOLOGY, INC.**MT24D88C240**
2 MEG x 40, 4 MEG x 20 IC DRAM CARD

T-46-23-18

RESERVED JEDEC, JEIDA and PCMCIA
88-PIN ASSIGNMENT
(All Possible Combinations)**MT24D88C240 PIN ASSIGNMENT**
(JEDEC Standard)**NEW**
IC DRAM CARD

Vss	1	45	Vss
DQ0	2	46	DQ18
DQ1	3	47	DQ19
DQ2	4	48	DQ20
DQ3	5	49	DQ21
DQ4	6	50	DQ22
DQ5	7	51	DQ23
DQ6	8	52	DQ24
5.0V Vcc	9	53	DQ25
DQ7	10	54	DQ26
3.3V Vcc	11	55	OE
DQ8	12	56	Vss
A0	13	57	A1
A2	14	58	A3
5.0V Vcc	15	59	A5
A4	16	60	A7
3.3V Vcc	17	61	A9
A6	18	62	A11
A8	19	63	Vss
A10	20	64	A13
A12	21	65	RAS1
RAS0	22	66	CAS2
CAS0	23	67	Vss
CAS1	24	68	CAS3
3.3V Vcc	25	69	RAS3
RAS2	26	70	WE
5.0V Vcc	27	71	PD1
PD2	28	72	PD3
PD4	29	73	Vss
PD6	30	74	PD5
DQ36	31	75	PD7
DQ37	32	76	PD8
DQ17	33	77	DQ38
DQ9	34	78	DQ39
3.3V Vcc	35	79	DQ35
DQ10	36	80	DQ27
5.0V Vcc	37	81	DQ28
DQ11	38	82	DQ29
DQ12	39	83	DQ30
DQ13	40	84	DQ31
DQ14	41	85	DQ32
DQ15	42	86	DQ33
DQ16	43	87	DQ34
Vss	44	88	Vss

Vss	1	45	Vss
DQ0	2	46	DQ18
DQ1	3	47	DQ19
DQ2	4	48	DQ20
DQ3	5	49	DQ21
DQ4	6	50	DQ22
DQ5	7	51	DQ23
DQ6	8	52	DQ24
VCC	9	53	DQ25
DQ7	10	54	DQ26
NC	11	55	OE (Vss)
DQ8	12	56	Vss
A0	13	57	A1
A2	14	58	A3
Vcc	15	59	A5
A4	16	60	A7
NC	17	61	A9
A6	18	62	NC
A8	19	63	Vss
NC	20	64	NC
NC	21	65	RAS1
RAS0	22	66	CAS2
CAS0	23	67	Vss
CAS1	24	68	CAS3
NC	25	69	RAS3
RAS2	26	70	WE
Vcc	27	71	PD1 (Vss)
PD2 (NC)	28	72	PD3 (Vss)
PD4 (Vss)	29	73	Vss
PD6 (TBD)	30	74	PD5 (Vss)
DQ36	31	75	PD7 (TBD)
DQ37	32	76	PD8 (NC)
DQ17	33	77	DQ38
DQ9	34	78	DQ39
NC	35	79	DQ35
DQ10	36	80	DQ27
Vcc	37	81	DQ28
DQ11	38	82	DQ29
DQ12	39	83	DQ30
DQ13	40	84	DQ31
DQ14	41	85	DQ32
DQ15	42	86	DQ33
DQ16	43	87	DQ34
Vss	44	88	Vss