

CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate



High-Voltage Types (20-Volt Rating)

The RCA-CD4086B contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/EXP input and an ENABLE/EXP input. For a 4-wide A-O-I function INHIBIT/EXP is tied to V_{SS} and ENABLE/EXP to V_{DD} . See Fig.10 and its associated explanation for applications where a capability greater than 4-wide is required.

The CD4086B is supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- Medium-speed operation — $t_{PHL} = 90$ ns; $t_{PLH} = 140$ ns (typ.) at 10 V
- INHIBIT and ENABLE inputs
- Buffered outputs
- 100% tested for quiescent current at 20 V
- Maximum input leakage current of 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
 - 1 V at $V_{DD} = 5$ V
 - 2 V at $V_{DD} = 10$ V
 - 2.5 V at $V_{DD} = 15$ V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



Top View
TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

| | |
|---|--|
| DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltages referenced to V_{SS} Terminal) | -0.5 to +20 V |
| INPUT VOLTAGE RANGE, ALL INPUTS | -0.5 to $V_{DD} + 0.5$ V |
| DC INPUT CURRENT, ANY ONE INPUT | ± 10 mA |
| POWER DISSIPATION PER PACKAGE (P_D): | |
| For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) | 500 mW |
| For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) | Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW |
| For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES D, F, K) | 500 mW |
| For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES D, F, K) | Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR | |
| FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) | 100 mW |
| OPERATING-TEMPERATURE RANGE (T_A): | |
| PACKAGE TYPES D, F, K, H | -55 to $+125^\circ\text{C}$ |
| PACKAGE TYPE E | -40 to $+85^\circ\text{C}$ |
| STORAGE TEMPERATURE RANGE (T_{stg}) | -65 to $+150^\circ\text{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max. | $+265^\circ\text{C}$ |

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS | | UNITS |
|---|--------|------|-------|
| | MIN. | MAX. | |
| Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) | 3 | 18 | V |




Fig. 1 — Typical voltage and current transfer characteristics.




Fig. 2 — Minimum and maximum voltage transfer characteristics.

CD4086B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | CONDITIONS | | | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | UNITS | |
|--|-----------------------|------------------------|------------------------|--|-------|-------|-------|-------|-------------------|------|-------|----|
| | V _O (V) | V _{IN} (V) | V _{DD} (V) | Values at -55, +25, +125 Apply to D, F, K, H Pkgs. | | | | | | +25 | | |
| | | | | -55 | -40 | +85 | +125 | Min. | Typ. | Max. | | |
| Quiescent Device Current I _{DD} Max. | — | 0.5 | 5 | 1 | 1 | 30 | 30 | — | 0.02 | 1 | μA | |
| Output Low (Sink) Current, I _{OL} Min. | 0.4 | 0.5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | — | | mA |
| Output High (Source) Current, I _{OH} Min. | 0.5 | 0.10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | — | | |
| Output Low (Sink) Current, I _{OL} Min. | 1.5 | 0.15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | — | | |
| Output High (Source) Current, I _{OH} Min. | 4.6 | 0.5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | — | V | |
| Output Voltage: Low-Level, V _{OL} Max. | 2.5 | 0.5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | — | | |
| Output Voltage: High-Level, V _{OH} Min. | 9.5 | 0.10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | — | | |
| Input Low Voltage, V _{IL} Max. | 13.5 | 0.15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | — | V | |
| Input High Voltage, V _{IH} Min. | — | 0.5 | 5 | — | — | — | — | — | — | 0.05 | | |
| Input Current, I _{IN} Max. | — | 0.10 | 10 | — | — | — | — | — | — | 0.05 | | |
| Input Low Voltage, V _{IL} Max. | 0.5, 4.5 | — | 5 | — | — | — | — | — | — | 1.5 | V | |
| Input High Voltage, V _{IH} Min. | 1.9 | — | 10 | — | — | — | — | — | — | 3 | | |
| Input Current, I _{IN} Max. | 1.5, 13.5 | — | 15 | — | — | — | — | — | — | 4 | | |
| Input High Voltage, V _{IH} Min. | 0.5, 4.5 | — | 5 | — | — | — | — | — | — | — | V | |
| Input Low Voltage, V _{IL} Max. | 1.9 | — | 10 | — | — | — | — | — | — | — | | |
| Input Current, I _{IN} Max. | 1.5, 13.5 | — | 15 | — | — | — | — | — | — | — | | |
| Input Current, I _{IN} Max. | — | 0.18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | — | ±10 ⁻⁵ | ±0.1 | μA | |




Fig. 3 - Typical output low (sink) current characteristics.




Fig. 4 - Minimum output low (sink) current characteristics.




Fig. 5 - Typical output high (source) current characteristics.




Fig. 6 - Typical transition time vs. load capacitance.




Fig. 7 - Typical power dissipation vs. frequency.




Fig. 8 - Minimum output high (source) current characteristics.

CD4086B Types




Fig. 9 - CD4086B schematic diagram.




Fig. 10 - Two CD4086's connected as an 8-wide 2-input A-O-I gate.

Fig. 10 above shows two CD4086's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one CD4086 is fed directly to the ENABLE/EXP2 line of the second CD4086. In a similar fashion, any

NAND gate output can be fed directly into the ENABLE/EXP input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the INHIBIT/EXP input with the same result.




Fig. 11 - Typical DATA or ENABLE high-to-low level propagation delay time vs. load capacitance.




Fig. 12 - Typical DATA or ENABLE low-to-high level propagation delay time vs. load capacitance.




Fig. 13 - Typical DATA or ENABLE propagation delay time vs. supply voltage.

CD4086B Types

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$; Input $t_r, t_f = 20\text{ ns}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ k}\Omega$

| CHARACTERISTIC | CONDITIONS | LIMITS | | UNITS | |
|---|------------|--------------|------|-------|------|
| | | V_{DD} (V) | TYP. | | MAX. |
| Propagation Delay Time (Data): High-to-Low Level, t_{PHL} | | 5 | 225 | 450 | ns |
| | | 10 | 90 | 180 | |
| | | 15 | 60 | 120 | |
| Low-to-High Level, t_{PLH} | | 5 | 310 | 620 | ns |
| | | 10 | 125 | 250 | |
| | | 15 | 90 | 180 | |
| Propagation Delay Time (Inhibit): High-to-Low Level, $t_{PHL}(INH)$ | | 5 | 150 | 300 | ns |
| | | 10 | 60 | 120 | |
| | | 15 | 40 | 80 | |
| Low-to-High Level, $t_{PLH}(INH)$ | | 5 | 250 | 500 | ns |
| | | 10 | 100 | 200 | |
| | | 15 | 70 | 140 | |
| Transition Time, t_{THL}, t_{TLH} | | 5 | 100 | 200 | ns |
| | | 10 | 50 | 100 | |
| | | 15 | 40 | 80 | |
| Input Capacitance C_{IN} | Any Input | | 5 | 7.5 | pF |

TEST CIRCUITS




Fig. 14 - Quiescent device current.





Fig. 15 - Input voltage.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to $+16\text{ mils}$ applicable to the nominal dimensions shown.

Dimensions and Pad Layout for the CD4086BH




Fig. 16 - Input leakage current.