

## PRELIMINARY


### DESCRIPTION:

The DPS128X16A3 "DENSE-STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. The module packs 2-Megabits of low-power CMOS static RAM in an area of just over one half square inch (0.540 in<sup>2</sup>), while maintaining a height of only 0.280 inches.

The DPS128X16A3 contains two individual 128K x 8 SRAMs, packaged in their own hermetically sealed SLCC making the module suitable for commercial, industrial and military applications.

The module can be organized as 128K x 16 or 256K x 8 and features extremely low standby power making it suitable for battery backup.


By using SLCCs, the "Dense-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.



### FEATURES:

- Organizations Available: 128K x 16, 256K x 8
- Access Times: 70\*, 85, 100, 120, 150ns
- Fully Static Operation - No clock or refresh required
- Single +5V Power Supply, ±10% Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Voltage: 2.0V min.
- 50-Pin PGA Package

\* Commercial only.



8

PIN-OUT DIAGRAM						PIN NAMES	
	A	B	C	D	E	(TOP VIEW) A B C D E	
1	N.C.	N.C.	N.C.	N.C.	CE1	1	□ ○ ○ ○ ○
2	VSS	N.C.	N.C.	SEL1	VDD	2	○ ○ ○ ○ ○
3	N.C.	A16	WE	SEL0	A15	3	○ ○ ○ ○ ○
4	A14	A12	A7	A8	A13	4	○ ○ ○ ○ ○
5	A6	A5	OE	A11	A9	5	○ ○ ○ ○ ○
6	A4	A3	A2	CE0	A10	6	○ ○ ○ ○ ○
7	A1	A0	I/O5	I/O4	I/O3	7	○ ○ ○ ○ ○
8	I/O2	I/O1	I/O0	I/O7	I/O6	8	○ ○ ○ ○ ○
9	VSS	I/O9	I/O11	I/O13	VDD	9	○ ○ ○ ○ ○
10	I/O8	I/O10	I/O12	I/O14	I/O15	10	○ ○ ○ ○ ○

## PRELIMINARY

RECOMMENDED OPERATING RANGE <sup>3</sup>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage	-0.5 <sup>2</sup>		0.8	V
T <sub>A</sub>	Operating Temp.	-55	+25	+125	°C

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>OH</sub>	HIGH Voltage	I <sub>OH</sub> = -1.0mA	2.4	-	V
V <sub>OL</sub>	LOW Voltage	I <sub>OL</sub> = 2.1mA	-	0.4	V

ABSOLUTE MAXIMUM RATINGS <sup>3</sup>			
Symbol	Parameter	Value	Unit
T <sub>STC</sub>	Storage Temperature	-65 to +150	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
V <sub>DD</sub>	Supply Voltage <sup>1</sup>	-0.5 to +7.0	V
V <sub>I/O</sub>	Input/Output Voltage <sup>1</sup>	-0.5 to V <sub>DD</sub> +0.5	V

TRUTH TABLE						
Mode	SEL	CE	WE	OE	I/O Pin	Supply Current
Not Selected	L	X	X	X	HIGH-Z	Standby
Not Selected	X	H	X	X	HIGH-Z	Standby
DOUT Disable	H	L	H	H	HIGH-Z	Active
Read	H	L	H	L	DOUT	Active
Write	H	L	L	X	DIN	Active

H=HIGH-Z      L=LOW-Z      X=Don't Care

DC OPERATING CHARACTERISTICS: Over operating ranges										
Symbol	Characteristics	Test Conditions	TYP. (f)	C		I		M		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	-	-4	+4	-4	+4	-4	+4	µA
I <sub>OUT</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>DD</sub> , CE or OE = V <sub>IH</sub> , or WE = V <sub>IL</sub>	-	-2	+2	-2	+2	-2	+2	µA
I <sub>CC1</sub>	Active Supply Current	CE = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA	X8	15	40	50	55			mA
			X16	30	70	90	100			
I <sub>CC2</sub>	Operating Supply Current	Cycle = min., Duty = 100% I <sub>OUT</sub> = 0mA	X8	45	75	80	85			mA
			X16	90	140	150	160			
I <sub>SB1</sub>	Full Standby Supply Current (CMOS)	V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V	4		200	400	1000			µA
I <sub>SB2</sub>	Standby Current (TTL)	CE = V <sub>IH</sub>	2		6	6	6			mA
I <sub>DR3</sub>	Data Retention Supply Current (3V)	V <sub>DR</sub> = 3V, CE ≥ V <sub>DR</sub> - 0.2V, or SEL ≤ 0.2V	2		100	200	800			µA
I <sub>DR2</sub>	Data Retention Supply Current (2V)	V <sub>DR</sub> = 2V, CE ≥ V <sub>DR</sub> - 0.2V, SEL ≥ V <sub>DR</sub> - 0.2V or SEL ≤ 0.2V	2		90	170	700			µA
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 2.1mA	-		0.4	0.4	0.4			V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -1.0mA	-	2.4		2.4	2.4			V

† Typical measurements made at +25°C, Cycle = min., V<sub>DD</sub> = 5.0V.


CAPACITANCE <sup>4</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C <sub>ADR</sub>	Address Input	25	pF	V <sub>IN</sub> <sup>2</sup> = 0V
C <sub>CE</sub>	Chip Enable	16		
C <sub>SEL</sub>	Active High Chip Select	16		
C <sub>WE</sub>	Write Enable	25		
C <sub>OE</sub>	Output Enable	25		
C <sub>I/O</sub>	Data Input/Output	20		

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

OUTPUT LOAD		
Load	C <sub>L</sub>	Parameters Measured
1	100 pF	except t <sub>LZ1</sub> , t <sub>LZ2</sub> , t <sub>HZ1</sub> , t <sub>HZ2</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , t <sub>ow</sub> , and t <sub>wHZ</sub>
2	5 pF	t <sub>LZ1</sub> , t <sub>LZ2</sub> , t <sub>HZ1</sub> , t <sub>HZ2</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , t <sub>ow</sub> , and t <sub>wHZ</sub>

Figure 1. Output Load

\* Including Probe and Jig Capacitance.



## PRELIMINARY





AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-70		-85		-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	70		85		100		120		150		ns
2	t <sub>AA</sub>	Address Access Time		70		85		100		120		150	ns
3	t <sub>CO1</sub>	CE to Output Valid		70		85		100		120		150	ns
4	t <sub>CO2</sub>	SEL to Output Valid		70		85		100		120		150	ns
5	t <sub>OE</sub>	Output Enable to Output Valid		40		45		50		60		70	ns
6	t <sub>LZ1</sub>	CE to Output in LOW-Z <sup>4,5</sup>	5		5		10		10		10		ns
7	t <sub>LZ2</sub>	SEL to Output in LOW-Z <sup>4,5</sup>	5		5		10		10		10		ns
8	t <sub>OLZ</sub>	Output Enable to Output in LOW-Z <sup>4,5</sup>	0		0		0		0		0		ns
9	t <sub>HZ1</sub>	CE to Output in HIGH-Z <sup>4,5</sup>		30		30		35		45		50	ns
10	t <sub>HZ2</sub>	SEL to Output in HIGH-Z <sup>4,5</sup>		30		30		35		45		50	ns
11	t <sub>OHZ</sub>	Output Enable to Output in HIGH-Z <sup>4,5</sup>		30		30		35		45		50	ns
12	t <sub>OH</sub>	Output Hold from Address Change	10		10		10		10		10		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE <sup>6,7</sup> : Over operating ranges													
No.	Symbol	Parameter	-70		-85		-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t <sub>WC</sub>	Write Cycle Time	70		85		100		120		150		ns
14	t <sub>AW</sub>	Address Valid to End of Write	65		75		90		100		120		ns
15	t <sub>CW</sub>	Chip Enable to End of Write	65		75		90		100		120		ns
16	t <sub>AS</sub>	Address Set-up Time***	0		0		0		0		0		ns
17	t <sub>WP</sub>	Write Pulse Width	55		65		75		85		90		ns
18	t <sub>WR</sub>	Write Recovery Time	10		10		10		15		15		ns
19	t <sub>WHZ</sub>	Write Enable to Output in HIGH-Z <sup>4,5</sup>		30		30		35		40		45	ns
20	t <sub>DW</sub>	Data to Write Time Overlap	35		35		40		50		60		ns
21	t <sub>DH</sub>	Data Hold from Write Time	0		0		0		0		0		ns
22	t <sub>OW</sub>	Output Active from End of Write	5		5		5		5		5		ns

\*\*\* Valid for both Read and Write Cycles.

Data Retention AC Characteristics						
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VDR	V <sub>DD</sub> for Data Retention	CE ≥ V <sub>DD</sub> -0.2V, SEL ≥ V <sub>DD</sub> -0.2V or SEL ≤ V <sub>DD</sub> 0.2V	2.0	-	-	V
t <sub>CDR</sub>	Chip Disable to Data Retention Time	See Data Retention Waveform	0	-	-	ns
t <sub>R</sub>	Operation Recovery Time	See Data Retention Waveform	5	-	-	ms


## WAVEFORM KEY

			
Data Valid	Transition from HIGH to LOW	Transition from LOW to HIGH	Data Undefined or Don't Care




PRELIMINARY


DATA RETENTION WAVEFORM:  $\overline{CE}$  Controlled.




DATA RETENTION WAVEFORM:  $\overline{SEL}$  Controlled.




READ CYCLE



PRELIMINARY



8



## PRELIMINARY

### ORDERING INFORMATION

DP S 128 X 16 A3 - XX X  
 PREFIX TYPE MEMORY DEPTH DESIG MEMORY WIDTH PACKAGE SPEED GRADE

C COMMERCIAL 0°C to +70°C  
 I INDUSTRIAL -40°C to +85°C  
 M MILITARY -55°C to +125°C  
 B MIL-PROCESSED -55°C to +125°C


70 70ns (COMMERCIAL ONLY)  
 85 85ns  
 10 100ns  
 12 120ns  
 15 150ns

CERAMIC PIN GRID ARRAY (PGA)/(3-D) DENSE-STACK  
 MODULE WITHOUT SUPPORT LOGIC  
 CMOS SRAM DEVICES

#### NOTES:

- All voltages are with respect to  $V_{SS}$ .
- 2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
- Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- This parameter is guaranteed and not 100% tested.
- Transition is measured at the point of  $\pm 500mV$  from steady state voltage.
- When  $\overline{OE}$  and  $\overline{CE}$  are LOW and  $\overline{WE}$  is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
- The outputs are in a high impedance state when  $\overline{WE}$  is LOW.
- $\overline{SEL}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CE}$  buffer and  $\overline{OE}$  buffer and  $D_{IN}$  buffer. If  $\overline{SEL}$  controls Data Retention Mode,  $V_{IN}$  levels (Address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CE}$ , I/O) can be in the high impedance state. If  $\overline{CE}$  controls Data Retention Mode,  $\overline{SEL}$  must be  $SEL \geq V_{DD} - 0.2V$  or  $0V \leq SEL \leq 0.2V$ . The other input levels (Address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the High Impedance State.

### MECHANICAL DRAWING



## Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428  
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772