

EV12DD700 Dual channel Ka-band capable 12GSps DAC Space Grade

Preliminary specification

OVERVIEW

The EV12DD700 is a Ka-band capable Rad-tolerant Dual current-steering 12-bit Digital-to-Analog converter, with conversion rate up to 12 GSps, synthetizing signals at frequencies over 21GHz without up conversion. This DAC embeds digital features like interpolation, Digital Up Conversion (DUC) and Direct Digital Synthesis (DDS) to reduce input data-rate.

FEATURES & MAIN CHARACTERISTICS

- Dual 12 bit resolution DAC core
- Conversion rate up to 12 GSps
- -3dB Analog Bandwidth 25 GHz
- Output signal up to 21GHz and more
- On chip 100 Ω differential termination
- SPI control
- Programmable Gain
- Selectable output modes:

 Non Return to Zero (NRZ) up to 12 GSps
 Radio Frequency (RF) up to 12GSps
 Twice RF (2RF) up to 12 GSps (Fc up to 24 GHz)
- Clock and sync distribution capabilities
- Slow clock for synchronization
- Multi-chip deterministic synchronisation
- Low latency serial link interface with ESIstream protocol, speed up to 12 Gbps
- Bypassable digital interpolation x4, x8 or x16
- Digital Up Conversion (DUC) with 32 bit-NCO
- Frequency hopping
- Digital Direct Synthesis (DDS) with chirp
- Digital Butler Matrix function
- Power consumption 6.0W to 8.9W
- 20x20 mm Hi-TCE package
- Temperature range: T_{case} = -55°C to Tj=125°C

APPLICATIONS

- Radars and jammers
- Instrumentation
- Terrestrial and space telecommunications
- Beamforming
- Software Define Radio
- Direct conversion up to Ka band

PERFORMANCE

- Output signal up to 21GHz
- Fs = 12 GSps Fout up to 3.7 GHz Pout = 0 dBFs NRZ
 - o SFDR 70 dBc
 - \circ $\,$ HD2 or HD3 70 dBc $\,$
 - NSD -154.8 dBm/Hz
- Fs = 12GSps Fout 7.5 GHz Pout = 0 dBFs RF
 - SFDR 60 dBc
 - HD2 or HD3 60 dBc
 - NSD -154.8 dBm/Hz
- Fs = 12GSps Fout 11.5 GHz Pout = 0 dBFs RF
 - SFDR 55 dBc
 - HD2 or HD3 57 dBc
 - NSD -154.8 dBm/Hz
- Fs = 12 GSps (Fc = 24 GHz) Fout 18.5 GHz Pout = 0 dBFs 2RF
 - o SFDR 58 dBc
 - HD2 or HD3 58 dBc
 - NSD -154.0 dBm/Hz
- NPR at Fs = 12GHz over 80% Nyquist zone, at optimum loading factor
 - 1st Nyquist 45 dB (NRZ)
 - 2nd Nyquist 40 dB (RF)
 - 3rd Nyquist 40 dB (2RF, Fc=24GHz)
 - 4th Nyquist 40 dB (2RF, Fc=24GHz)

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers.

Table of content

1.	RE	VISION HISTORY	3
2.	BL	OCK DIAGRAM	4
3.	DE	SCRIPTION	5
4	SPI	ECIFICATIONS	6
т.			······································
	4.1 4.2	RECOMMENDED CONDITIONS OF USE	6 7
	4.Z 1/3	CONVERTED CHARACTERISTICS	،، 12
	4.4	TRANSIENT AND SWITCHING CHARACTERISTICS	12
	4.5	DIGITAL OUTPUT CODING	16
5.	PIN	I CONFIGURATION AND FUNCTIONS DESCRIPTION	17
	5.1	PIN DESCRIPTIONS	17
	5.2	PINOUT TOP VIEW	
	5.3	SKEW ON HSSLS INPUTS	19
	5.4	PINOUT TABLE	21
6.	DE	FINITION OF TERMS	27
7			20
1.	FA		29
	7.1		29
	1.2	MECHANICAL OUTLINE DRAWING	
	7.2	.1 Mechanical outline drawing with SAC balls	
	73 73	.2 Mechanical outline drawing with PD9051110 Dails	، د
_	<i></i>		
8.	TH	EORY OF OPERATION	33
9.	SE	RIAL PERIPHERAL INTERFACE (SPI)	35
10	. Е	SISTREAM SERIAL DATA INTERFACE	36
	10 1	SERIALLINK ANALOG FRONT END	36
	10.2	SERIAL LINK PROTOCOL	
	10.3	SERIAL LINK IMPLEMENTATION	
11	R.		38
• •	. N	ANN I UNCTIONALITIES	
	11.1		
	11.2		
	11.	2.1 NRZ output mode	
	11.	2.2 RF Oulpul Mode	40
	ייי 11 כ	2.3 ZRF output mode	4040 11
	11.5	SSO	
	11.5	SYNC	41
	11.6	SYNCO	41
	11.7	DIE TEMPERATURE MONITORING DIODE	41
	11.8	DIGITAL PROCESSING FUNCTIONS	43
	11.	8.1 Top level description	43
	11.	8.2 Interpolation	43
	11.	8.3 NCO	48
	11.	8.4 CORDIC	48
Ar D W	1 Importar S 60S 2 ww.tele	nt Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other imp 218408(A.2) – September 2020 page 2 Copyright © 2020, Teled dyne-e2v.com	ortant disclaimers. yne e2v

11.8.5	Sine/Cos Tables	
11.8.6	Phase Truncation	
11.8.7	Digital Up Conversion (DUC)	
11.8.8	Beamforming and beam-hopping	51
11.8.9	Digital Direct Synthesis (DDS) & Chirp mode	56
11.8.10	Frequency hopping (with DUC)	62
11.8.11	SINC compensation	68
11.8.12	Digital and HSSLs power down	69
11.8.13	Test mode	70
12. DETA	ILED DESCRIPTION OF REGISTERS	
40.4 0-		74
12.1 SIA	RI-UP SEQUENCE	
12.2 REC	DISTER SUMMARY	
12.3 REC	DISTER DETAILS	
13. APPL	ICATION INFORMATION	106
13.1 POV	VER SUPPLIES RECOMMENDATIONS & POWER-UP SEQUENCE	
13.1.1	Power-up sequence	
13.1.2	Bypassing, decoupling and grounding	
13.2 INTE	ERFACES CONFIGURATIONS	
13.2.1	DAC analog output	
13.2.2	DAC clock input	
13.2.3	DAC clock output (CLKout)	
13.2.4	SSO and SYNCO	
13.2.5	Input Serial Lanes (HSSLs)	
14. ORDE	ERING INFORMATION	111

1. **REVISION HISTORY**

Issue	Date	Comments
А	Oct 2019	Creation from target specification 1188EX
A.1	June 2020	Removed NDA marking
A.2	September 2020	Add EVP12DD700UH P/N

2. BLOCK DIAGRAM



Figure 1: Simplified Block Diagram using Digital Up Converters and Digital features



Figure 2: Simplified Block Diagram using Real data

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 4 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

3. DESCRIPTION

The EV12DD700 has DUAL 12 bit DAC cores, converting at 12 GSps (NRZ and RF modes). Conversion rate is still 12 GSps in 2RF mode using an input clock at 24 GHz. Digital data interface is done through a serial link up to 12Gbps, powered by the ESIstream low latency protocol. The DAC embeds digital features like Digital Up Conversion (DUC) with 3 interpolation ratios, Direct Digital Synthesis (DDS), chirp, Beam-Forming, Beam-Hopping and ultra-fast Frequency Hopping. The sinc(x) = sin(x)/x DAC output response can be compensated through the anti Sinc feature (A-SINC).

In addition to classical Non Return to Zero output mode (NRZ), the DAC cores have embedded Radio Frequency (RF) mode and 2RF mode requiring a clock at twice the speed of other modes. Thanks to these output modes, the DAC can directly synthetize frequencies up to 21GHz without the help of any external up converter, enabling very broadband Software Defined Radios with operation from baseband to Ka-band.



Figure 3: Output DAC response at 12GSps in NRZ and RF mode and 2RF mode with 24GHz clock (include the attenuation due to 25GHz output bandwidth, but does not include additional attenuation due to internal parasitics)

The number of serial lanes (16 HSSL per core) can be adjusted depending on the mode and the instantaneous bandwidth to be transmitted. Using interpolation and digital upconversion (DUC) allows reduction of the required data stream at DAC input. When DUC is used the data type needs to be complex. When no DUC is used, all serial lanes are used and the data type is real. This is described in the table hereafter.

In NRZ and RF modes, the Nyquist Zone NZ = Fc/2 = Fs/2 (with Fs (sampling rate) = Fc (clock rate) = 12GHz, HSSL speed is 12Gbps)

In 2RF mode, the Nyquist Zone NZ = Fc/4 = Fs/2 (with Fs = 12 GHz and Fc = 24GHz, HSSL speed is 12Gbps)

Table 1. Impact on serial lanes number depending on interpolation re-

		•		
Interpolation Ratio	Possible Bandwidth	Number of HSSLs per port	HSSL speed	Data type
x1	NZ	16	Fs/2	Real
x4	0.85*NZ/2	8	Fs/2	1 & Q
x8	0.85*NZ/4	4	Fs/2	1 & Q
x16	0.85*NZ/8	2	Fs/2	1&Q

4. SPECIFICATIONS

4.1 Recommended conditions of use

Table 2. Recommended conditions of use

Parameter	Symbol	Comments	Recommended Value	Unit
Analog supply voltage	VCCA	Analog Part	3.3 V	V
Input/Output supply voltage	Vccio	Input/Output buffers	1.8 V	V
Digital supply voltage	Vccd	Digital buffers	1.05 V	V
Clock input power level	PCLK PCLKN		1 (TBC)	dBm
Digital CMOS input	VD	V _{IL} Vih	0.00 1.05	V
Operating Temperature Range	Tc; TJ		-55 °C <tc 125="" ;="" td="" tj<="" °c<=""><td>°C</td></tc>	°C

4.2 Electrical parameters characteristics for supplies, Inputs and Outputs

Unless otherwise specified:

Typical values are given for typical supplies V_{CCA} = 3.3V, V_{CCD} = 1.05V, V_{CCO} = 1.8 V at ambient temperature with Fs=12GHz in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), SSO, CLKOUT and SYNCO disabled.

Minimum and Maximum values are given over temperature.

Table 3. Electrical characteristics for Supplies, Inputs and Outputs

Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note
RESOLUTION				12		bit	
POWER REQUIREMENTS							
Power Supply voltage - Analog - Input/Output - Digital		V _{CCA} V _{CCIO} V _{CCD}	3.20 1.70 1.00	3.30 1.80 1.05	3.40 1.90 1.10	V V V	(1)
Power Supply current in NRZ mode No digital preprocessing Dual / Single DAC mode - Analog - Input/Output - Digital		ICCA_NRZ_int1 ICCO_NRZ_int1 ICCD_NRZ_int1		1020 / 610 115 / 60 2135 / 1085		mA mA mA	(2)
Power Supply current in RF mode No digital preprocessing Dual / Single DAC mode - Analog - Input/Output - Digital		ICCA_RF_int1 ICCO_RF_int1 ICCD_RF_int1		1075 / 645 115 / 60 2135 / 1085		mA mA mA	(2)
Power Supply current in 2RF mode No digital preprocessing Dual / Single DAC mode - Analog - Input/Output - Digital		ICCA_2RF_int1 ICCO_2RF_int1 ICCD_2RF_int1		1120 / 670 115 / 60 2135 / 1085		mA mA mA	(2)
Power Supply current in NRZ mode Interpolation by 4 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming - beam forming		I _{CCA_NRZ_int4} I _{CCO_NRZ_int4} I _{CCO_NRZ_BFM4} I _{CCD_NRZ_int4} I _{CCD_NRZ_BFM4}		1020 / 610 70 / 35 45 / - 3915 / 1980 4055 / -		mA mA mA	(2)
Power Supply current in RF mode Interpolation by 4 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming - beam forming		I _{CCA_RF_int4} I _{CCO_RF_int4} I _{CCD_RF_int4} I _{CCD_RF_BFM4}		1075 / 645 70 / 35 45 / - 3915 / 1980 4055 / -		mA mA mA	(2)
Power Supply current in 2RF mode Interpolation by 4 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming - beam forming		ICCA_2RF_int4 ICCO_2RF_int4 ICCD_2RF_int4 ICCD_2RF_BFM4		1120 / 670 70 / 35 45 / - 3915 / 1980 4155 / -		mA mA mA mA	(2)

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 7 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note
Power Supply current in NRZ mode Interpolation by 8 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming		Icca_NRZ_int8 Icco_NRZ_int8		1020 / 610 45 / 25 30 / -		mA mA	(2)
- Digital - no beam forming - beam forming		I _{CCD_NRZ_int8} I _{CCD_NRZ_BFM8}		3655 / 1850 3925 / -		mA mA	
Power Supply current in RF mode Interpolation by 8 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming		ICCA_RF_int8 ICCO_RF_int8 ICCD_RF_int8 ICCD_RF_BFM8		1075 / 645 45 / 25 30 / - 3655 / 1850 3925 / -		mA mA mA mA	(2)
Power Supply current in 2RF mode Interpolation by 8 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming beam forming		IccA_2RF_int8 IccO_2RF_int8 IccD_2RF_int8 IccD_2RF_BFM8		1120 / 670 45 / 25 30 / - 3655 / 1850 3925 / -		mA mA mA mA	(2)
Power Supply current in NRZ mode Interpolation by 16 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming - beam forming		Icca_NRZ_int16 Icco_NRZ_int16 Iccd_NRZ_int16 Iccd_NRZ_BFM16		1020 / 610 30 / 20 25 / - 3525 / 1280 3860 / -		mA mA mA mA	(2)
Power Supply current in RF mode Interpolation by 16 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming		I _{CCA_RF_int16} I _{CCO_RF_int16} I _{CCD_RF_int16} I _{CCD_RF_BFM16}		1075 / 645 30 / 20 25 / - 3525 / 1280 3860 / -		mA mA mA mA	(2)
Power Supply current in 2RF mode Interpolation by 16 Dual / Single DAC mode - Analog - Input/Output - no beam forming - beam forming - Digital - no beam forming - beam forming - beam forming		I _{CCA_2RF_int116} I _{CCO_2RF_int16} I _{CCD_2RF_int16} I _{CCD_2RF_BFM16}		1120 / 670 30 / 20 25 / - 3525 / 1280 3860 / -		mA mA mA mA	(2)
Power Supply current standby mode No digital preprocessing Dual / Single DAC mode - Analog (NRZ and RF mode) - Analog (2RF mode with Fc=24GHz) - Input/Output - Digital		Icca Icca Iccio Iccio		90 / 60 90 / 60 15 / 10 540 / 285		mA mA mA	

Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note
Power dissipation in NRZ mode Dual / Single DAC mode Full power mode without beam forming - no interpolation - interpolation x4 - interpolation x8 - interpolation x16 Full power mode with beam forming		P _{d NRZ}		5.8 / 3.3 7.6 / 4.2 7.3 / 4.0 7.1 / 3.9		W W W W	(2)
 interpolation x4 interpolation x8 interpolation x16 				7.7 / - 7.6 / - 7.5 / -		W W W	
Power dissipation in RF mode Dual / Single DAC mode Full power mode without beam forming - no interpolation - interpolation x4 - interpolation x8 - interpolation x16 Full power mode with beam forming		P _{d rf}		6.0 / 3.4 7.8 / 4.3 7.5 / 4.1 7.3 / 4.0		W W W	(2)
- interpolation x4 - interpolation x8 - interpolation x16				7.9 / - 7.8 / - 7.7 / -		W W W	
Power dissipation (2RF mode) Dual / Single DAC mode Full power mode without beam forming - no interpolation - interpolation x4 - interpolation x8 - interpolation x16		P _{D 2RF}		6.1 / 3.5 7.9 / 4.4 7.6 / 4.2 7.5 / 4.1		W W W W	(2) (3)
- interpolation x4 - interpolation x8 - interpolation x16 - inter				8.2 / - 8.0 / - 7.9 / -		W W W	
Power dissipation in stand-by mode		P _{D std-by}		0.9 / 0.5		W	(1)
Maximum number of power-ups		NDPWRUP	1 million				(4)
ANALOG COTFOTS							
Common mode compatibility for analog outputs				AC or DC			
Full Scale Input Voltage range on each differential ended output		V _{OCM}	2.3	1000	2.6	v mVpp Diff	
Analog Output Full Scale power Level (NRZ mode close to DC assuming on board 100Ω differential load)		Роит		+1		dBm	
Output Resistance (differential)		Rout	80	100	120	Ω	(5)
Cross-talk between outputs • Fout=2 GHz • Fout=4 GHz • Fout=5GHz • Fout=7GHz • Fout=14GHz • Fout=20GHz				70 70 65 60 55 50		dB	
CLOCK INPUTS				1			
Source Type			Low Phase n	oise Differential	Sinewave		
DAC intrinsic clock jitter NRZ and RF modes 2RF mode 				90 70		fs _{rms}	
Spectral requirement for Fs ≥ 12 GHz 100 Hz from clock frequency 10 kHz from clock frequency 10 MHz from clock frequency 1 GHz from clock frequency					-70 -100 -150 -165	dBc/Hz	
Clock input common mode voltage		V _{CM}	2.6	2.7	2.8	V	
Clock input power level in 100Ω		P _{CLK, CLKN}	-3	+1	+7	dBm	

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 9 Copyright © 2020, Teledyne e2v

Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note
Clock input voltage on each single ended input		$V_{\text{CLK}} \text{or} V_{\text{CLKN}}$	±158	±250	±500	mV	
Clock input voltage into 100Ω differential clock input		V _{clk} - V _{clkn}	0.632	1	2	Vpp	(6)
Clock input minimum slew rate (square or sinewave clock)		SR _{CLK}	8	12		GV/s	
Clock input capacitance (die + package)		C _{CLK}		1		pF	
Clock input resistance (differential)		R _{CLK}	80	100	120	Ω	(5)
12 GHz Clock Jitter (max. allowed on clock source, CW pattern) in NRZ and RF modes		Jitter			100	fs _{rms}	
24 GHz Clock Jitter (max. allowed on clock source, CW pattern) in 2RF mode		Jitter			60	fs _{rms}	
Clock Duty Cycle		Duty Cycle	45	50	55	%	
12 GHz Clock input matching		S11			-13	dB	
24 GHz Clock input matching		S11			-8	dB	
CLOCK output (CLKOUT)		-					
Logic Compatibility				CML			
Output levels (swing adjust off = full swing) 50Ω transmission lines,							
		V _{OL}		$V_{CCA} - 0.45$		V	
 Logic low Logic high 		V _{он}		$V_{CCA} - 0.05$		V	
 Differential output 		V _{OH} - V _{OL}		400		mVp	
Common mode		V _{OCM}		V _{CCA} - 0.25		V	
Output levels (swing adjust on = reduced swing) 50Ω transmission lines, 100Ω (2 x500) differential termination				N/ 0.05			
 Logic low 		V _{OL}		$V_{CCA} - 0.25$		V	
 Logic high 		V _{он}		$V_{CCA} - 0.05$		V	
 Differential output 		V _{OH} - V _{OL}		200		mVp	
Common mode		V _{OCM}		V _{CCA} - 0.15		V	
SYNC, SYNCN Signal LVDS							
Input Voltages to be applied							
 Swing 		VIH- VIL	100	350	450	mV	
Common Mode		VICM	1.125	1.25	1.8	V	
SYNCP, SYNCN input capacitance		C _{SYNC}		1		pF	
SYNCP, SYNCN input resistance		R _{SYNC}	80	100	120	Ω	
Input digital signals (CSN, SCLK, RSTN, MOSI)	CMOS		1				
Low level threshold of Schmitt trigger		Vtminusc			0.35 * Vccio	V	
High level threshold of Schmitt trigger		Vtplusc	0.65 * Vccio			V	
CMOS Schmitt trigger hysteresis		Vhystc	0.10 * V _{CCIO}			V	
CMOS low level input current (Vinc=0 V)		lilc			300	nA	
CMOS high level input current (Vinc=VCCD max)		lihc			1000	nA	(7)
Output digital signal (MISO, SCAN_OUTx) CM	os						
CMOS low level output voltage (lolc = 3 mA)		Volc			0.20 * V _{CCIO}	V	
CMOS high level output voltage (lohc = 3 mA)		Vohc	0.8 * V _{CCIO}			V	
LVDS OUTPUTS (SSO, SYNCO)							
Logic Compatibility				LVDS			
Output levels (full swing)							
50Ω transmission lines, 100Ω (2 x 50Ω)							
differential termination		Vol			1.25	V	
Logic low		V _{OH}	1.25			V	
Differential output		V _{OH} - V _{OL}	250	350	450	mVpdiff	
 Common mode 		V _{OCM}	1.125	1.25	1.375	V	

Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note	
Output levels (reduced swing) Differential output Common mode 		V _{OH} - V _{OL} V _{OCM}	165 1.1	235	300 1.4	mVpdiff V		
SERIAL LINK INPUTS (ASLx,BSLx) with x=0 up to 15								
Logic Compatibility				CML				
input levels (swing adjust off)								
50Ω transmission lines,								
 100Ω (2 x 50Ω) differential termination Differential input Common mode 		V _{IH} - V _{IL} VICM	100 1.32	1.4	500 1.48	mVp V		

Note:

- 1. Different V_{CCD} are used for dedicated blocks (V_{CCD1} , V_{CCD2} and V_{CCD3}).
- 2. Current and power consumption values make the hypothesis that unused features are completely powered down in grounding some VCC values at board level.
- 3. Power consumption makes the assumptions that unused output HSSLs are powered OFF. Refer to Table 17, Table 52 and Table 53.
- 4. Maximum number of power-ups is limited by the maximum number of OTP reading.
- 5. For optimal performance in term of VSWR, Board input impedance must be $50\Omega \pm 10\%$
- 6. Maximum clock input voltage without stress when power is OFF is 2Vpp differential
- 7. SPI load on MOSI 25 pF max

4.3 Converter Characteristics

Unless otherwise specified:

Typical values are given for typical supplies V_{CCA} = 3.3V, V_{CCD} = 1.05V, V_{CCO} = 1.8 V at ambient with Fs=12GHz in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), SSO, CLKOUT and SYNCO disabled. Minimum and Maximum values are given over temperature.

Table 4. Low frequency characteristics

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note	
DC ACCURACY								
Gain central value		Go	-0.5	1	2.5	dBm/dBFs	(1)	
Gain variation versus temperature		G(T)	- 0.5		+0.5	dB		
DC offset		OFFSET	-0.25	0	+0.25	LSB		
Fsampling = 12 GSps per core, Fout = 30 MHz, 0) dBFS							
DNLrms		DNLrms			0.25	LSB		
Differential non linearity		DNL	-0.8		0.8	LSB		
INLrms		INLrms			0,5	LSB		
Integral non linearity		INL	TBD		TBD	LSB		

Note: 1. Gain central value is measured at Fout = 30 MHz. This value corresponds to the maximum deviation from part to part of different wafer batches before gain tuning by SPI register (see 11.1).

Table 5. AC Analog Output Characteristics

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note
AC ANALOG OUTPUTS							
Full Power Output Bandwidth		FPBW		25		GHz	
Theoretical output power							
 Fout=1.0GHz NRZ mode Fout=2.5GHz NRZ mode Fout=3.7GHz NRZ mode Fout=7.5GHz RF mode Fout=11.5GHz RF mode Fout=18.5GHz 2RF mode (Fc=24 GHz) Fout=21.0GHz 2RF mode (Fc=24 GHz) 		Pout _{th}		0.5 -0.5 -1.0 -6.0 -6.0 -11.0 -9.0		dBm	(1)
Output impedance matching / reflection coefficient Up to 5 GHz Up to 10 GHz Up to 21 GHz		S11		-15 -13 -8		dB	

Note:

1. Refer to Figure 3.

Table 6.Dynamic Performance

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note
DYNAMIC PERFORMANCE		•	•		•		
Spurious Free Dynamic Range Single tone at output level 0 dBFS / Fc=12GHz Fout=1.0GHz NRZ mode Fout=3.7GHz NRZ mode Fout=7.5GHz RF mode Fout=11.5GHz RF mode Single tone at output level 0 dBFS / Fc=24GHz Fout=18.5GHz 2RF mode Fout=21GHz 2RF mode 		SFDR		70 70 60 55 58 58		dBc	
Clock related spurs • $Fc = 12 GHz$ • $Fout=Fc/4$ • $Fout=Fc/2$ • $Fc = 24 GHz$ • $Fc = 24 GHz$ • $Fout=Fc/8$ • $Fout=Fc/4$ • $Fout=Fc/4$				-80 (TBC) -75 (TBC) -50 (TBC) -74 (TBC) -69 (TBC) -44 (TBC)		dBm	(1)
Signal to Noise Ratio over Nyquist Single tone at output level 0 dBFS / Fc=12GHz Fout=1.0GHz NRZ mode Fout=3.7GHz NRZ mode Fout=7.5GHz RF mode Fout=11.5GHz RF mode Single tone at output level 0 dBFS / Fc=24GHz Fout=18.5GHz 2RF mode Fout=21GHz 2RF mode 		SNR		56 54 52 50 50 50		dB	
Signal to Noise And Distortion ratio over Nyquist Single tone at output level 0 dBFS / Fc=12GHz Fout=1.0GHz NRZ mode Fout=3.7GHz NRZ mode Fout=7.5GHz RF mode Fout=11.5GHz RF mode Single tone at output level 0 dBFS / Fc=24GHz Fout=18.5GHz 2RF mode Fout=21GHz 2RF mode 		SINAD		56 54 52 49 49 49		dB	
ENOB Single tone at output level 0 dBFS / Fc=12GHz • Fout=1.0GHz NRZ mode • Fout=3.7GHz NRZ mode • Fout=7.5GHz RF mode • Fout=11.5GHz RF mode Single tone at output level 0 dBFS / Fc=24GHz • Fout=18.5GHz 2RF mode • Fout=21GHz 2RF mode		ENOB		9.0 8.7 8.3 8.0 7.9 7.9		Bit	
Noise Spectral Density Single tone at output level 0 dBFS / Fc=12GHz • Fout=1.0GHz NRZ mode • Fout=3.7GHz NRZ mode • Fout=7.5GHz RF mode • Fout=11.5GHz RF mode Single tone at output level 0 dBFS / Fc=24GHz • Fout=18.5GHz 2RF mode • Fout=21GHz 2RF mode		NSD		-156.8 -154.8 -154.8 -154.8 -154.0 -154.0		dBm/Hz	
Noise Power Ratio (NPR) @ optimum loading factor on 80% of Nyquist Zone 1 st Nyquist NRZ (Fs = 12GHz) 2 nd Nyquist RF (Fs = 12GHz) 3 rd Nyquist 2RF (Fs = 24GHz) 4 th Nyquist 2RF (Fs = 24GHz)		NPR		45 40 40 40		dB	

Note:

1. In NRZ and RF modes, Fc = Fs, while in 2RF mode Fs=Fc/2

4.4 **Transient and Switching Characteristics**

Unless otherwise specified:

Typical values are given for typical supplies V_{CCA}= 3.3V, V_{CCD} = 1.05V, V_{CCO} = 1.8 V at ambient with Fs = 12GHz in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), CLKOUT and SYNCO disabled. Minimum and Maximum values are given over temperature.

Table 7. Transient characteristics

Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note
TRANSIENT PERFORMANCE							
Serial link Bit Error Rate at 12 Gbps		BER		10 ⁻¹⁵		Error/ sample	
DAC rise time (10%- 90%)		RT		15		ps	(1)

1. RT is correlated with FPBW, RT * FPBW ≈ 0.35. Note:

Table 8. Switching characteristics

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note
SWITCHING PERFORMANCE AND CHARAC	TERISTICS	(Any Output Mode	2)				
External Clock frequency for performances							
NRZ and RF modes		Fc	1 (TBC)		12	GHz	(6)
2RF mode			2 (TBC)		24	GHz	
Serial link speed							
NRZ and RF modes		F _{HSSL}	2 (TBC)	Fc		Gbps	
2RF mode			2 (TBC)	F₀/2		Gbps	
Conversion Clock to CLKOUT delay		Tclkout		TBD		ps	
Max crosstalk from CLKOUT on clock input signal@ 12Gbps		XTALK_CKO2C K			-40	dB	
CLKOUT jitter		Jitterclkout		60		fs _{rms}	
Digital reset duration			10			μs	
DAC settling time after power up		TS		TBD		μs	
SWITCHING PERFORMANCE AND CHARAC	TERISTICS	(SYNC)					
Minimum SYNC pulse width		TSYNC		TBD		External Clock cycles	
Minimum SYNC rise time		TR _{SYNC}			400	ps	
SWITCHING PERFORMANCE AND CHARAC	TERISTICS	(SSO, SYNCO)					
Recommended SSO output frequency		F _{sso}		375		MHz	(5)
Output rise time (20%-80%)		TR		70		ps	(2)
Output fall time (20%-80%)		TF		70		ps	(2)
SSO and SYNCO pipeline delay		TPD _{sso}		TBD		External Clock cycles	(4)
SWITCHING PERFORMANCE AND CHARAC	TERISTICS	(Serial input)					
Output Data delay (pipeline + delay)		TPD		TBD		External Clock cycles	(4)
		TOD		TBD		ps	
Total jitter @ 12Gbps		2XT1		61.6		ps	(3)
Minimum buffer amplitude time @ 12Gbps		XT2		44		ps	(3)
Maximum buffer amplitude @ 12Gbps		YT1		550		mV	(3)
Minimum buffer amplitude @ 12Gbps		YT2		100		mV	(3)
Skew between serial input signal P and N		Tskew			0.6	ps	(3)
crosstalk between xSL1 and xSL0@ 12Gbps (x= A, or B)		XTALK_SL2SL		-40	-20	dB	(3)

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) - September 2020 page 14 Copyright © 2020, Teledyne e2v

Parameter	Test Level	Symbol	Min	Тур	Мах	Unit	Note
Max crosstalk between input serial link and analog output signal @ 12Gbps		XTALK_SL2IN			-80	dB	(3)
LATENCY							
No interpolation A-SINC OFF No interpolation A-SINC ON		LAT_DUC_OFF		886 919		External Clock cycles	(4)
Interpolation by 4 A-SINC OFF • no beamforming • beamforming Interpolation by 4 A-SINC ON • no beamforming • beamforming		LAT_INT4		1379 1579 1412 1612		External Clock cycles	(4)
Interpolation by 8 A-SINC OFF • no beamforming • beamforming Interpolation by 8 A-SINC ON • no beamforming • beamforming		LAT_INT8		1779 2171 1812 2204		External Clock cycles	(4)
Interpolation by 16 A-SINC OFF • no beamforming • beamforming Interpolation by 16 A-SINC ON • no beamforming • beamforming		LAT_INT16		2579 3355 2612 3388		External Clock cycles	(4)

1. See Definition of Terms. Notes:

2. PCB line 25 cm

3. PCB line 25 cm

4. When used in 2RF mode, unit is twice the external clock cycles

5. SSO frequency is linked to the clock input frequency and can be adjusted. Refer to section 11.4.

6. Sampling frequency Fs = Fc in NRZ and RF mode, while in 2RF mode Fs = Fc/2



Figure 4 - Serial link eye diagram

Table 9.	SPI Ti	mina	chara	cteristics
	• •••••		on an a	

Baramatar	Test Level	Symbol		Value	Unit	Noto	
Parameter	Test Level	Symbol	Min	Тур	Max	Unit	Note
RSTN pulse length		T _{RSTN}	10			μs	
SCLK frequency		F _{SCLK}			150	MHz	
CSN to SCLK delay		T _{CSN-SCLK}	0.5			T _{SCLK}	
MISO setup time		T _{setup}	2			ns	
MISO hold time		T _{hold}	2			ns	
MOSI output delay		T _{delay}			TBD	ns	(1)

Note:

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) - September 2020 page 15 Copyright © 2020, Teledyne e2v

1. Output load on MOSI 25 pF



Figure 5 - SPI timing diagram

4.5 Digital Output Coding

Table 10. DAC Digital output coding table

Bina MSB (bit 11)	Differential			
Unsigned (1)	Signed	Analog output		
0000 0000 0000	1000 0000 0000	-500mV		
0100 0000 0000	1100 0000 0000	-250mV		
0110 0000 0000	1110 0000 0000	-125mV		
0111 1111 1111	1111 1111 1111	-0.122mV		
1000 0000 0000	0000 0000 0000	0.122mV		
1010 0000 0000	0010 0000 0000	+125mV		
1100 0000 0000	0100 0000 0000	+250mV		
1111 1111 1111	0111 1111 1111	+500mV		

Note: 1. Not possible when DUC is enabled. Unsigned is the default configuration when DUC is disabled.

5. PIN CONFIGURATION AND FUNCTIONS DESCRIPTION

5.1 Pin descriptions

Table 11. Pin descriptions

Name	Function		
V _{CCA}	Analog Power Supply		V _{CCA} V _{CCD} V _{CCIO}
V _{CCD} : V _{CCD_1B} V _{CCD_1A} V _{CCD_2B} V _{CCD_2A} V _{CCD_3} V _{CCD_3} V _{CCD_3} V _{CCD_4} AGND DGND GND _{IO_B} GND _{IO_A} OUTBP, OUTBN OUTAP, OUTAN CLKP, CLKN ASLxP, ASLxN BSLxP, BSLxN SSOP_SSON	Digital Power Supply (different pin groups for power down on used digital features): VCCD_1B: Supply for HSSLs, ESIstream and SPI interface for core B VCCD_1A: Supply for HSSLs, ESIstream and SPI interface for core A VCCD_2B: DUC supply for core B VCCD_2A: DUC supply for core A. VCCD_3: Analog blocks supply (always switched ON) Input/Output buffer Power Supply Analog Ground Digital Ground Ground for Input/Output buffer Differential Analog output for DAC B Differential Analog output for DAC A Differential Clock Input Channel A input, serial link x (015) (CML) Slow Synchro Output clock	ASLXP,N BSLXP,N SCAN_OUTX SYNCP,N CLKP,N MISO SCLK CSN MOSI RSTN	TTT DIODEA/C OUTAP,N OUTBP,N EV12DD700 CLKOUTP,N SSOP,N SYNCOP,N
	SPI Chin Salact Input (Active Law)	MOSI	SPI input Data (Master Out Slave In)
	SPLAsynchronous Reset Input		
RSTN	(Active Low)	IVIISU	SPI Output Data (Master In Slave Out)
SCLK	SPI Input Clock	SYNCP, SYNCN	LVDS input: Synchronization of internal clocks
CLKOUTP, CLKOUTN	Differential output clock (copy of CLK)	SYNCOP, SYNCON	Synchro output, resynchronized SYNC signal
SCAN_OUTx	Scan sequence output x (03)	DIODEA, DIODEC	Diode Anode and Cathode Inputs for die junction temperature monitoring

5.2 Pinout top view

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
A	Х	GNDIO A	GNDIO A	GNDIO A	GNDIO A	VCCD2 A	DGND	AGND	AGND	AGND	SSON	SSOP	AGND	AGND	AGND	DGND	VCCD2 B	GNDIO B	GNDIO B	GNDIO B	GNDIO B	imes	А
в	GNDIO A	GNDIO A	ASL14P	ASL14N	GNDIO A	VCCD2 A	DGND	AGND	SYNCON	SYNCOP	AGND	AGND	SYNCP	SYNCN	AGND	DGND	VCCD2 B	GNDIO B	BSL14N	BSL14P	GNDIO B	GNDIO B	В
с	ASL15P	ASL15N	GNDIO A	GNDIO A	GNDIO A	VCCD2 A	DGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	DGND	VCCD2 B	GNDIO B	GNDIO B	GNDIO B	BSL15N	BSL15P	с
D	GNDIO A	GNDIO A	ASL12P	ASL12N	GNDIO A	VCCD2 A	DGND	AGND	CLK OUTN	CLK OUTP	AGND	AGND	CLKP	CLKN	AGND	DGND	VCCD2 B	GNDIOE	BSL12N	BSL12P	GNDIO B	GNDIO B	D
E	ASL13P	ASL13N	GNDIO A	GNDIO A	GNDIO A	GNDIO A	VCCD2 A	DGND	AGND	AGND	AGND	AGND	AGND	AGND	DGND	VCCD2 B	GNDIO B	GNDIO B	GNDIO B	GNDIO B	BSL13N	BSL13P	E
F	GNDIO A	GNDIO A	ASL10P	ASL10N	GNDIO A	GNDIO A	GNDIO A	VCCD2 A	DGND	DGND	AGND	AGND	DGND	DGND	VCCD2 B	GNDIO B	GNDIO B	GNDIO B	BSL10N	BSL10P	GNDIO B	GNDIO B	F
G	ASL11P	ASL11N	GNDIO A	GNDIO A	VCCIO A	VCCIO A	VCCIO A	VCCIO A	VCCD2 A	DGND	AGND	AGND	DGND	VCCD2 B	VCCIO B	VCCIO B	VCCIO B	VCCIO B	GNDIO B	GNDIO B	BSL11N	BSL11P	G
н	GNDIO A	GNDIO A	ASL8P	ASL8N	GNDIO A	VCCIO A	DGND	VCCD1 A	VCCD2 A	VCCD2 A	DGND	DGND	VCCD2 B	VCCD2 B	VCCD1 B	DGND	VCCIO B	GNDIO B	BSL8N	BSL8P	GNDIO B	GNDIO B	н
J	ASL9P	ASL9N	GNDIO A	GNDIO A	GNDIO A	VCCIO A	VCCD1 A	DGND	VCCD2 A	VCCD2 A	DGND	DGND	VCCD2 B	VCCD2 B	DGND	VCCD1 B	VCCIO B	GNDIO B	GNDIO B	GNDIO B	BSL9N	BSL9P	J
к	GNDIO A	GNDIO A	ASL6P	ASL6N	GNDIO A	GNDIO A	DGND	VCCD1 A	VCCD2 A	VCCD2 A	DGND	DGND	VCCD2 B	VCCD2 B	VCCD1 B	DGND	GNDIO B	GNDIO B	BSL6N	BSL6P	GNDIO B	GNDIO B	к
L	ASL7P	ASL7N	GNDIO A	GNDIO A	GNDIO A	VCCIO A	DGND	VCCD1 A	VCCD2 A	VCCD2 A	DGND	DGND	VCCD2 B	VCCD2 B	VCCD1 B	DGND	VCCIO B	GNDIO B	GNDIO B	GNDIO B	BSL7N	BSL7P	L
м	GNDIO A	GNDIO A	ASL4P	ASL4N	GNDIO A	GNDIO A	DGND	VCCD1 A	DGND	VCCD2 A	DGND	DGND	VCCD2 B	DGND	VCCD1 B	DGND	GNDIO B	GNDIO B	BSL4N	BSL4P	GNDIO B	GNDIO B	м
N	ASL5P	ASL5N	GNDIO A	GNDIO A	GNDIO A	VCCIO A	DGND	VCCD1 A	DGND	AGND	VCCA	VCCA	AGND	DGND	VCCD1 B	DGND	VCCIO B	GNDIO B	GNDIO B	GNDIO B	BSL5N	BSL5P	N
Р	GNDIO A	GNDIO A	ASL2P	ASL2N	GNDIO A	VCCIO A	VCCD1 A	DGND	AGND	AGND	VCCA	VCCA	AGND	AGND	DGND	VCCD1 B	VCCIO B	GNDIO B	BSL2N	BSL2P	GNDIO B	GNDIO B	Ρ
R	ASL3P	ASL3N	GNDIO A	GNDIO A	GNDIO A	VCCIO A	DGND	AGND	AGND	AGND	VCCD3	VCCD3	AGND	AGND	AGND	DGND	VCCIO B	GNDIO B	GNDIO B	GNDIO B	BSL3N	BSL3P	R
т	GNDIO A	GNDIO A	ASLOP	ASLON	GNDIO A	GNDIO A	GNDIO A	VCCA	AGND	VCCA	AGND	AGND	VCCA	AGND	VCCA	GNDIO B	GNDIO B	GNDIO B	BSLON	BSLOP	GNDIO B	GNDIO B	т
U	ASL1P	ASL1N	GNDIO A	GNDIO A	GNDIO A	GNDIO A	GNDIO A	VCCA	VCCA	VCCA	AGND	AGND	VCCA	VCCA	VCCA	GNDIO B	GNDIO B	GNDIO B	GNDIO B	GNDIO B	BSL1N	BSL1P	U
v	GNDIO A	GNDIO A	GNDIO A	GNDIO A	GNDIO A	SCAN out3	AGND	VCCA	AGND	DNC	DNC	DIODEC	DIODEA	AGND	VCCA	AGND	SCAN out1	CSN	GNDIO B	GNDIO B	GNDIO B	GNDIO B	v
w	GNDIO A	GNDIO A	GNDIO A	GNDIO A	GNDIO A	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	GNDIO B	GNDIO B	GNDIO B	GNDIO B	GNDIO B	w
x	GNDIO A	GNDIO A	GNDIO A	SCAN out2		AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	GNDIO B	DNC	GNDIO B	MISO	MOSI	x
Y	GNDIO A	GNDIO A	GNDIO A	GNDIO A	GNDIO A	AGND	AGND	OUTAN	OUTAP	AGND	AGND	AGND	AGND	оитвр	OUTBN	AGND	AGND	GNDIO B	GNDIO B	RSTN	GNDIO B	GNDIO B	Y
z	X	GNDIO A	GNDIO A	GNDIO A		AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	GNDIO B	SCAN out0	SCLK	GNDIO B	\mathbf{X}	z
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	

Figure 6 – Pinout

5.3 Skew on HSSLs inputs



Those skew values are relative to the same reference. ASL1P skew value is 40.7 ps and ASL1N skew value is 34.7 ps. The relative skew value between ASL1P and ASL1N is 6.0 ps.

From ASL0P to ASL11P (and BSL0P to BSL11P), P signal ball has a relative skew to N signal ball of 5.9 to 6.2 ps in excess.

For ASL15P and ASL13P (and BSL15P and BSL13P), P signal ball has a relative skew to N signal ball of 3.3 ps in excess.

For ASL14P and ASL12P (and BSL14P and BSL12P), P signal ball has a relative skew to N signal ball of 3.3 ps in excess.

With a special care on the board routing, it is possible to compensate the relative skew between differential serial links (N&P).



Figure 8 – Routing compensation between P and N

Additional routing in board to connect N compared to P will compensate for 0.966 mm that is 0.966* SORT(2.5)*2.225 ps = 6.0 ps in a board material with Dk = 2.5 ps 0.81 0B to 0.81 11B (and R

0.966*SQRT(3.5)*3.335 ps = 6.0 ps in a board material with Dk = 3.5, so ASL0P to ASL11P (and BSL0P to BSL11P) are well matched when considering package and board.

ASL12P, ASL13P, ASL13P, ASL14P, BSL12P, BSL13P, BSL13P and BSL14P which have only 3.3 ps in excess in package will be overcompensated by 6.0 ps in board.

If sufficient eye diagram is expected elsewhere then it could be neglected.

If eye diagram is expected too tight in width then an extra compensation of 0.43 mm can be added to P trace on board to add 2.7 ps.

5.4 Pinout table

Table 12. Pinout Table

Pin Label	Pin number	Description	Direction	Simplified electrical schematics
Power supplies				
AGND	A8, A9, A10, A13, A14, A15, B8, B11, B12, B15, C8, C9, C10, C11, C12, C13, C14, C15, D8, D11, D12, D15, E9, E10, E11, E12, E13, E14, F11, F12, G11, G12, N10, N13, P9, P10, P13, P14, R8, R9, R10, R13, R14, R15, T9, T11, T12, T14, U11, U12, V7, V9, V14, V16, W6, W7, W8, W9, W10, W11, W12, W13, W14, W15, W16, W17, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, Y6, Y7, Y10, Y11, Y12, Y13, Y16, Y17, Z6, Z7, Z8, Z9, Z10, Z11, Z12, Z13, Z14, Z15, Z16, Z17	Analog ground All ground pins must be connected to a one solid ground plane on PCB Common ground		
DGND	A7, A16, B7, B16, C7, C16, D7, D16, E8, E15, F9, F10, F13, F14, G10, G13, H7, H11, H12, H16, J8, J11, J12, J15, K7, K11, K12, K16, L7, L11, L12, L16, M7, M9, M11, M12, M14, M16, N7, N9, N14, N16, P8, P15, R7, R16	Digital ground All ground pins must be connected to a one solid ground plane on PCB Common ground		
GNDIO	A2, A3, A4, A5, A18, A19, A20, A21, B1, B2, B5, B18, B21, B22, C3, C4, C5, C18, C19, C20, D1, D2, D5, D18, D21, D22, E3, E4, E5, E6, E17, E18, E19, E20, F1, F2, F5, F6, F7, F16, F17, F18, F21, F22, G3, G4, G19, G20, H1, H2, H5, H18, H21, H22, J3, J4, J5, J18, J19, J20, K1, K2, K5, K6, K17, K18, K21, K22, L3, L4, L5, L18, L19, L20, M1, M2, M5, M6, M17, M18, M21, M22, N3, N4, N5, N18, N19, N20, P1, P2, P5, P18, P21, P22, R3, R4, R5, R18, R19, R20, T1, T2, T5, T6, T7, T16, T17, T18, T21, T22, U3, U4, U5, U6, U7, U16, U17, U18, U19, U20, V1, V2, V3, V4, V19, V20, V21, V22, W1, W2, W3, W4, W5, W18, W19, W20, W21, W22.	Ground for Input/Output buffers		

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 21 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Pin Label	Pin number	Description	Direction	Simplified electrical schematics
	X3, X5, X18, X20, Y1, Y2, Y4, Y5, Y18, Y19, Y21, Y22, Z2, Z5, Z18, Z21			
V _{CCA}	N11, N12, P11, P12, T8, T10, T13, T15, U8, U9, U10, U13, U14, U15, V8, V15	Analog power supply		
V _{CCD_1B}	H15, J16, K15, L15, M15, N15, P16	Digital power supply for HSSL, ESIstream and SPI interface (core B)		
V _{CCD_1A}	H8, J7, K8, L8, M8, N8, P7	Digital power supply for HSSL, ESIStream and SPI interface (core A)		
V _{CCD_2B}	A17, B17, C17, D17, E16, F15, G14, H13, H14, J13, J14, K13, K14, L13, L14, M13	Digital power supply for DUC (core B)		
V _{CCD_2A}	A6, B6, C6, D6, E7, F8, G9, H9, H10, J9, J10, K9, K10, L9, L10, M10	Digital power supply for DUC (core A) Can be grounded if used in single DAC mode		
V _{CCD_3}	R11, R12	Digital power supply for analog blocks		
V _{CCIO_B}	G15, G16, G17, G18, H17, J17, L17, N17, P17, R17	Input/Output buffers power supply (core B)		
V _{ccio_A}	G5, G6, G7, G8, H6, J6, L6, N6, P6, R6	Input/Output buffers power supply (core A) Can be grounded if used in single DAC mode		
Clock signal				
CLKP CLKN	D13, D14	In phase and Out of phase input clock signal	Ι	V _{CCA} 3.45KΩ 50Ω 50Ω 5.25pF CLKP 13.45 KΩ AGND

Pin Label	Pin number	Description	Direction	Simplified electrical schematics
CLKOUTP CLKOUTN	D10, D9	In phase and Out of phase out clock signal	Ο	
Analog signals		1	1	
OUTBP OUTBN	Y14, Y15	In phase analog output B Out of phase analog output B	0	50 Ω 50 Ω OUTxP
OUTAP OUTAN	Y9, Y8	In phase analog output A Out of phase analog output A	ο	OUTXN
Digital Input sigr	nals (CML)	Γ	I	
ASL0-15P, ASL0-15N	T3, T4, U1, U2, P3, P4, R1, R2, M3, M4, N1, N2, K3, K4, L1, L2, H3, H4, J1, J2, F3, F4, G1, G2, D3, D4, E1, E2, B3, B4, C1, C2	Channel A input data serial link 0 to15	Ι	V _{CCIO} 1.5KΩ ASLxP 50Ω 0.9pF 50Ω 4.9 KΩ GNDIO

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 23 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Pin Label	Pin number	Description	Direction	Simplified electrical schematics
BSL0-15P, BSL0-15N	T20, T19, U22, U21, P20, P19, R22, R21, M20, M19, N22, N21, K20, K19, L22, L21, H20, H19, J22, J21, F20, F19, G22, G21, D20, D19, E22, E21, B20, B19, C22, C21	Channel B input data serial link 0 to 15	Ι	V _{CCIO} 1.5KΩ BSLxP 50Ω 50Ω 0.9pF 6NDIO 4.9 KΩ GNDIO
Digital output Sig	gnal (LVDS)			
SSOP, SSON	A12, A11	In phase and out of phase Slow Synchro Output. Fsso=Fs/32	0	
SYNCOP, SYNCON	B10, B9	In phase and out of phase Sync Output.	Ο	SSOP/ SYNCOP SSON/SYNCON
Digital I/0 (CMOS	()			
SCLK	Z20	SPI signal : Input serial Clock Serial data is shifted into and out SPI synchronously to this signal on falling transition of SCLK. Internal pull-down	I	
MOSI	X22	Data Input signal (Master Out Slave In) Serial data input is shifted into SPI while CSN is active low Internal pull-down	I	
CSN	V18	SPI signal Input Chip Select signal (Active low)	I	

Pin Label	Pin number	Description	Direction	Simplified electrical schematics				
RSTN	Y20	When this signal is active low, SCLK is used to clock data present on MOSI or MISO signal. Internal pull-up SPI signal Input Digital asynchronous reset (Active low) This signal allows to reset the internal value of SPI to their default value Internal pull-up	I	$\begin{array}{c} V_{CCIO} \\ 40 \text{ k}\Omega \\ 3 \text{ k}\Omega \\ 159 \text{ k}\Omega \\ 159 \text{ k}\Omega \end{array}$				
MISO	X21	SPI signal Data output SPI signal (Master In Slave Out) Serial data output is shifted out SPI while CSN is active low.	0	V _{cCIO} Pdriv Pdriv MISO 80 ohms 4mA				
DIGITAL INPUT (LVDS)		I					
SYNCP SYNCN	B13, B14	Differential Input Synchronization signal (LVDS) Active high signal Equivalent internal differential 100Ω input resistor	Ι	V _{GCA} 13 KΩ 13 KΩ SYNCN SYNCN T.5 KΩ AGND				
Miscellaneous	I	1						
DiodeA, DiodeC	V13, V12	Junction Temperature Monitoring diode Anode Junction Temperature Monitoring diode Cathode Cathode must be connected to ground (AGND) externally	I	DiodeC				

Pin Label	Pin number	Description	Direction	Simplified electrical schematics				
SCAN_OUT0 SCAN_OUT1 SCAN_OUT2 SCAN_OUT3	Z19, V17, X4, V6	Digital scan mode X (0,1,2,3) output data Internal use only	Ο	V _{CCIO} Pdriv SCAN_OUT 80 ohms 4mA				
DNC	V10, V11, X19	Do not connect						

6. DEFINITION OF TERMS

Table 13. Definition of terms

Abbreviation	Term	Definition
(BER)	Bit Error Rate	percentage of bits with errors divided by the total number of bits that have been transmitted, received or processed over a given time period
(FPBW)	Full power output bandwidth	Analog output frequency at which the fundamental component in the output spectrum has fallen by 3 dB with respect to the theoretical $sin(x)/x$ curve, for output at Full Scale (0 dBFS).
(Fs max)	Maximum conversion Frequency	Maximum conversion frequency
(Fs min)	Minimum conversion frequency	Minimum conversion Frequency
(SFDR)	Spurious free dynamic range	Ratio expressed in dB of the RMS signal amplitude, set at Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It is reported in dBc (i.e, related to output signal level).
(HSL)	Highest Spur Level	Power of the highest spurious spectral component expressed in dBm
(ENOB)	Effective Number Of Bits	ENOB is determinate from NPR measurement with the formula : $ENOB = (NPR_{[dB]} + LF_{[dB]} -3 - 1.76) / 6.02$ Where LF is the loading factor is the ratio between the Gaussian noise standard deviation versus amplitude full scale.
(SNR)	Signal to noise ratio	SNR is determinate from NPR measurement with the formula : $SNR_{[dB]} = NPR_{[dB]} + LF_{[dB]} - 3$ Where LF is the loading factor is the ratio between the Gaussian noise standard deviation versus amplitude full scale.
(NPR)	Noise Power Ratio	The NPR is measured to characterize the DAC performance with broadband output signals. When applying a notch-filtered broadband gaussian-noise pattern as the input to the DAC under test, the Noise Power Ratio is defined as the ratio of the average noise measured on the shoulder of the notch and inside the notch on the same integration bandwidth.
(DNL)	Differential non linearity	The Differential Non Linearity for a given code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there is no missing point and that the transfer function is monotonic.
(INL)	Integral non linearity	The Integral Non Linearity for a given code i is the difference between the measured voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all INL (i) .
(TPD/TOD)	Output delay	The analog output delay measured between the rising edge of the differential input data on serial lane (zero crossing point of 1 st bit of ESIstream frame) to the zero crossing point of a full-scale analog output voltage step. TPD corresponds to the pipeline delay plus an internal propagation delay (TOD) including package access propagation delay and internal (on-chip) delays such as clock input buffers and DAC conversion time.
(VSWR)	Voltage Standing Wave Ratio	The VSWR corresponds to the insertion loss linked to power reflection. For example a VSWR of 1.2 corresponds to a 20dB return loss (ie. 99% power transmitted and 1% reflected).

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 27 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

(NRZ)	Non Return to Zero mode	Non Return to Zero mode on analog output
(RF)	Radio Frequency mode	RF mode on analog output
(2RF)	Twice RF	2RF mode on analog output

7. PACKAGE DESCRIPTION

7.1 Type /Outline

HiTCE Ceramic Ball Grid Array CBGA480

- High TCE Glass-Ceramic substrate
- Body size : 20x20mm
- Number of balls : 480
- Conductor : cofired copper
- NiAu finish (FC and BGA sides)
- RoHS bumps

Package interconnection

- 22x22 BGA matrix (480 balls, 4 corner balls removed)
- 0.80mm ball pitch
- Ball type : RoHs SAC or Pb90Sn10 (2 variants available)
- MSL3 (non-hermetic)





7.2 Mechanical outline drawing

7.2.1 Mechanical outline drawing with SAC balls



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 30 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Figure 10 – Mechanical outline drawing with SAC balls





An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 31 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Figure 11 – Mechanical outline drawing with Pb90Sn10 balls

7.3 Thermal characteristics

Table 14. Thermal characteristics

Parameter	Symbol	Value	Unit	Note
Thermal resistance from junction to bottom of balls	Rth Junction to Bottom of balls	3.33	°C/Watt	(1)(2)
Thermal resistance from junction to board (JEDEC JESD51-8)	Rth junction - board	4.9	°C/Watt	(1)(2)(4)
Thermal resistance from junction to top of lid	Rth Junction – lid	1.86	°C/Watt	(1)(2)
Thermal resistance from junction to ambient (JEDEC standard)	Rth Junction – ambient	4.9	°C/Watt	(1)(3)
Delta temperature Hot spot – temperature from diode		6.5	°C	

Notes:

2.

1. Rth are calculated from hot spot, not from average temperature of the die

These figures are thermal simulation results (finite elements method) with nominal cases assuming a 8.13W power consumption:

- Nominal supplies,
- CLKOUT, SSO & SYNCO features OFF,
- 2RF output mode,
- interpolation by 4,
- No beamforming,
- Unused HSSLs are powered OFF
- Assumptions : no air, pure conduction, no radiation
- 3. Assumptions:
 - Convection according to JEDEC
 - Still air
 - Horizontal 2s2p board
 - Board size 114.3 x 76.2 mm, 1.6 mm thickness
- 4. Assumptions: 2s2p board

Nb of Nb of DUC DUC Number of

8. THEORY OF OPERATION

The EV12DD700 is a 12-bit dual RF/microwave DAC with a high-speed serial interface based on the flexible, efficient and simple ESIstream protocol. ESIstream is an open, high efficiency serial interface protocol based on 14b/16b encoding. Its main benefits are low overhead and ease of hardware implementation. Each DAC core can convert either real data from the 16 High Speed Serial Lanes (HSSL) or complex data through their respective Digital Up-Converter (DUC). Each functions of the DAC can be controlled through a Serial Peripheral Interface (SPI).

An external high performance clock signal is necessary to clock the DAC cores. The clock management unit drives each core from this external clock signal and derives the different clock domains for the other circuit blocks such as the SERDES and along the digital data path.

The device can be operated in different output modes with respect to the performance targeted over the full operating bandwidth. The -3dB bandwidth is 25 GHz for a direct signal synthesis without up-conversion stages in the RF frontend. The appropriate output mode is selectable to achieve the best compromise between output power and dynamic range. NRZ/ RF and 2RF modes are used with a clock frequency signal up to 12 GHz and 24 GHz, respectively.

The output gain is adjustable and the output frequency response can be flatten by the anti-sinc function filter (A-SINC).

In real data mode (no interpolation), a very wide Nyquist Zone or maximum instantaneous bandwidth of 6 GHz is synthesized. 16 HSSLs at 12 Gbps per DAC core are used to provide the digital data to the device.

In complex data mode, interpolation factors (by 4, 8 or 16) can be applied to single cores or both to reduce the overall data rate and reduce the number of HSSLs. Innovative functions are available to control amplitude and phase delays as well as frequency in the digital data path. These functions are Beamforming (enabled by BEAM_ENA), Beam Hopping (to hop up to 4 zones), Fast Frequency Hopping and DDS/chirp. Beamforming, Beam Hopping and DDS/chirp are configured through Serial Peripheral Interface (SPI). Fast Frequency Hopping can also be controlled through ASL0/BSL0 for fast reconfiguration. To allow better spectral efficiency, a DUC is used. This complex mixer translates baseband I/Q signal to digital LO frequency, thanks to a programmable 32-bit Numerically Controlled Oscillator (NCO).

The EV12DD700 is capable of multi-device synchronization in a deterministic latency manner either through a synchronization chaining approach or a point-to-point architecture. The SYNC signal can be propagated to another DAC (sync chain) through the SYNCO pin.

The DAC can provide a Slow Synchronous Output (SSO) frequency reference to the FPGA which is a programmable ratio of the input clock.

For a usage at high output frequencies where performance is reduced (Fout > 17GHz), it is possible to send only 8bit of data without affecting too much the dynamic performance of the DAC.

The list of available modes and their possible combination are found in Table 15 and Table 16.

	HSSL	HSSL	Core A	Core B	channels
	Core A	Core B	power	power	
Interpolation by 4 with core A	8	0	ON	OFF	Single
Interpolation by 8 with core A	4	0	ON	OFF	Single
Interpolation by 16 with core A	2	0	ON	OFF	Single
Interpolation by 4 with core B	0	8	OFF	ON	Single
Interpolation by 8 with core B	0	4	OFF	ON	Single
Interpolation by 16 with core B	0	2	OFF	ON	Single
Interpolation by 4 with core A & B	8	8	ON	ON	Dual
Interpolation by 8 with core A & B	4	4	ON	ON	Dual
Interpolation by 16 with core A & B	2	2	ON	ON	Dual
Interpolation by 4 + Beamforming	0	8	ON	ON	Dual
Interpolation by 8 + Beamforming	0	4	ON	ON	Dual
Interpolation by 16 + Beamforming	0	2	ON	ON	Dual
Interpolation by 4 + Beam-Hopping	0	8	ON	ON	Dual
Interpolation by 8 + Beam-Hopping	0	4	ON	ON	Dual
Interpolation by 16 + Beam-Hopping	0	2	ON	ON	Dual
DDS/CHIRP mode with core A (interpolation by 4, 8 or 16)	0	0	ON	OFF	Single
DDS/CHIRP mode with core B (interpolation by 4, 8 or 16)	0	0	OFF	ON	Single
DDS/CHIRP mode with core A & B (interpolation by 4, 8 or 16)	0	0	ON	ON	Dual
Frequency Hopping programmed by SPI					
Frequency Hopping (interpolation by 4) with core A	8	0	ON	OFF	Single
Frequency Hopping (interpolation by 8) with core A	4	0	ON	OFF	Single
Frequency Hopping (interpolation by 16) with core A	2	0	ON	OFF	Single
Frequency Hopping (interpolation by 4) with core B	0	8	OFF	ON	Single

Table 15. List of modes in 12-bit mode

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 33 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

Dual channel Ka-band capable 12GSps DAC

	Nb of HSSL	Nb of HSSL	DUC Core A	DUC Core B	Number of channels
	Core A	Core B	power	power	
Frequency Hopping (interpolation by 8) with core B	0	4	OFF	ON	Single
Frequency Hopping (interpolation by 16) with core B	0	2	OFF	ON	Single
Frequency Hopping (interpolation by 4) with core A & B	8	8	ON	ON	Dual
Frequency Hopping (interpolation by 8) with core A & B	4	4	ON	ON	Dual
Frequency Hopping (interpolation by 16) with core A & B	2	2	ON	ON	Dual
Frequency Hopping programmed by HSSL0					
Frequency Hopping (interpolation by 4) with core A	9	0	ON	OFF	Single
Frequency Hopping (interpolation by 8) with core A	5	0	ON	OFF	Single
Frequency Hopping (interpolation by 16) with core A	3	0	ON	OFF	Single
Frequency Hopping (interpolation by 4) with core B	0	9	OFF	ON	Single
Frequency Hopping (interpolation by 8) with core B	0	5	OFF	ON	Single
Frequency Hopping (interpolation by 16) with core B	0	3	OFF	ON	Single
Frequency Hopping (interpolation by 4) with core A & B	9	9	ON	ON	Dual
Frequency Hopping (interpolation by 8) with core A & B	5	5	ON	ON	Dual
Frequency Hopping (interpolation by 16) with core A & B	3	3	ON	ON	Dual
Real data with core A	16	0	OFF	OFF	Single
Real data with core B	0	16	OFF	OFF	Single
Real data with core A & B	16	16	OFF	OFF	Dual
Test mode (ramp, flash, static value etc)	0	0	OFF	OFF	Single or dual

Table 16. Possible combination of operating modes

 Modes are compatible Modes are not compatible 	No interpolation (real data)	DUC interpolation (4, 8 or 16)	BFM/BH (2, 3 or 4 zones)	DDS (ramp, sinewave or chirp)	FH (phase reset or continuous)	DAC output mode (NRZ, RF, 2RF)	8-bit/12-bit	Gain adjust	A-SINC	Test mode (ramp or flash)
No interpolation (real data)						\checkmark	\checkmark	~	~	\checkmark
DUC interpolation (4, 8 or 16)			✓	✓	✓	✓	✓	✓	\checkmark	
BFM/BH (2, 3 or 4 zones)		~			✓	✓	✓	✓	~	
DDS (ramp, sinewave or chirp		~				✓	✓	✓	✓	
FH (phase reset or continuous)		~	✓			✓	✓	✓	✓	
DAC output mode (NRZ, RF, 2RF)	✓	✓	✓	✓	✓		✓	✓	✓	✓
8-bit/12-bit	✓	✓	✓	✓	✓	✓		✓	✓	✓
Gain adjust	~	✓	~	✓	✓	✓	✓		\checkmark	~
A-SINC	~	~	~	✓	✓	✓	✓	✓		✓
Test mode (ramp or flash)	✓					\checkmark	\checkmark	\checkmark	\checkmark	

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 34 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

9. SERIAL PERIPHERAL INTERFACE (SPI)

The digital interface is a standard SPI with:

- 16 bits for the address A[15] to A[0] including a R/W bit (A[15] = R/W, being A[15] is the MSB);
- 16 bits of data D[15] to D[0] with D[15] the MSB.

5 signals are required:

_

- RSTN for the SPI reset;
- SCLK for the SPI clock;
- CSN for the Chip Select;
- MISO for the Master In Slave Out SPI Output
- MOSI for the Master Out Slave In SPI Input.

The MOSI sequence should start with one R/W bit (A[15]):

- R/W = 0 is a read instruction
- R/W = 1 is a write instruction

Writing instruction on a 16-bit register (R/W = 1):



Figure 12 - SPI writing timing

Reading instruction on a 16-bit register (R/W = 0):



Figure 13 - SPI reading timing

See section Table 9 for SPI timing characteristics (max clock frequency, ...)

10. ESISTREAM SERIAL DATA INTERFACE

10.1 Serial link Analog Front End

The serial link receiver can be tuned according to its input data rate and lane length. Cut-off frequency can be set by SPI for each lane.

10.2 Serial link protocol

The EV12DD700 offers a high speed serial interface to receive data; it has 32 high speed serial lanes (16 per core) running at a ratio of the external clock frequency depending on interpolation ratio (see interpolation chapter). It uses the protocol ESIstream to optimize efficiency, simplicity and latency.

More information on the ESIstream protocol can be found on www.esistream.com.

The ESIstream protocol is a 14b/16b encoding based on 14 scrambled bits along with 2 overhead bits: clock bit and disparity bit. Applied onto the EV12DD700, the 16 bits frames are as follows:



Figure 14: ESIstream frame with EV12DD700

DB being the disparity bit, CLK the clock bit, CB1 and CB2 the control bit of the DAC and bit 11 to 0 contains the DAC sample. Bit 13 to 0 are scrambled using an LSFR (Linear Feedback Shift Register) that generate the PRBS (Pseudo-Random Binary Sequence). The frames are transmitted LSB first.

10.3 Serial link implementation

The table below illustrates the way serial lanes are implemented depending on the considered modes (Real or Complex input data and interpolation ratio).

Note that for high output frequencies where performance is reduced (Fout > 17GHz), it is possible to send only 8-bit of data without affecting too much dynamic performance. In that case, the way of sending data is illustrated in the column 8 bit DATA case.
	12 BITS DATA SIZE			8 BITS DATA SIZE								
	REAL DATA	c	OMPLEX DAT	Ά	REAL	DATA	COMPLEX DATA					
INTERPOLATION	1	4	8	16		1		4 8			16	
SERIAL LANE NUMBER	[11:0]	[11:0]	[11:0]	[11:0]	[11:4] 8 bits	[3:0] 4 bits	[11:4] 8 bits	[3:0] 4 bits	[11:4] 8 bits	[3:0] 4 bits	[11:4] 8 bits	[3:0] 4 bits
ASL0/BSL0	n	special data	special data	special data	n	n+1 (LSB)	spe	cial data	spec	cial data	specia	al data
ASL1/BSL1	n+1	n (I)	n (I)	n (I)	n+2	n+1 (MSB)	n (I)	n+1 (I) (LSB)	n (I)	unused	n (I)	unused
ASL2/BSL2	n+2	n (Q)	n (Q)	n (Q)	n+3	n+4 (LSB)	n (Q)	n+1 (Q) (LSB)	n (Q)	n+1 (Q) (LSB)	n (Q)	unused
ASL3/BSL3	n+3	n+1 (I)	n+1 (I)		n+5	n+4 (MSB)	n+2 (I)	n+1 (I) (MSB)	n+1 (I)	n+1 (Q) (MSB)		
ASL4/BSL4	n+4	n+1 (Q)	n+1 (Q)		n+6	n+7 (LSB)	n+2 (Q)	n+1 (Q) (MSB)				
ASL5/BSL5	n+5	n+2 (I)			n+8	n+7 (MSB)	n+3 (I)	unused				
ASL6/BSL6	n+6	n+2 (Q)			n+9	n+10 (LSB)	n+3 (Q)	unused				
ASL7/BSL7	n+7	n+3 (I)			n+11	n+10 (MSB)						
ASL8/BSL8	n+8	n+3 (Q)			n+12	n+13 (LSB)						
ASL9/BSL9	n+9				n+14	n+13 (MSB)						
ASL10/BSL10	n+10				n+15	unused						
ASL11/BSL11	n+11											
ASL12/BSL12	n+12											
ASL13/BSL13	n+13											
ASL14/BSL14	n+14											
ASL15/BSL15	n+15											
DATA and LANE number	16 DATA on 16 LANES	4 DATA on 8 LANES	2 DATA on 4 LANES	1 DATA on 2 LANES	16 DATA on 11 LANES		4 DATA on 6 LANES		2 DATA on 3 LANES		1 DATA on 2 LANES	
ESISTREAM ENABLE	16	8+1	4+1	2+1		11		6+1		3+1	2	+1

Table 17. Serial lanes implementation depending on modes

Note:

1. Special data = HSSL0 used for fast programming of frequency hopping

2. Unused HSSLs must remain open (not connected). It is recommended to power down unused HSSLs. Refer to Table 52 and Table 53.

3. HSSLs are designed to support cold sparing (active signal while circuit is powered down)

11. MAIN FUNCTIONALITIES

11.1 Gain adjustment

A 10 bit accuracy gain tuning (5-bit Coarse and 5-bit Fine) is implemented to adjust each DAC output gain individually in the range of $\pm 10\%$ of the analog full-scale. A 5 bit LSB DAC is implemented within the A-SINC function and 5-bit MSB DAC is implemented within the DAC analog core block.



Figure 15: Gain adjustment trough x_GAIN_CAL & GAIN_DAC_CORE

The 5 LSB bit are set by SPI via registers A_ GAIN_CAL and B_GAIN_CAL. The total gain for core x (x=A or B)

$$G = (1 - x_SINC_GAIN_CAL \cdot 2^{-12})x(0.9 + GAIN_DAC_CORE \cdot 0.00625)$$

Example with gain attenuation:

For example, if Fout = 10MHz, NRZ mode, no Beam-Forming: If the output differential signal on OUTA has 1.07Vpp swing, this value can be adjusted to 1Vpp by applying a 1/1.07=0.934579 attenuation.

We have to adjust first the MSB part of the gain (analog adjustment). To get near 0.034579, Gain_DAC_CORE must be set to 6 (the highest integer value close to 0.034579/0.00625=5.53), so corresponding attenuation value is 0.00625*6=0.0375 which is higher than the desired one, that is why it is necessary to use x_GAIN_CAL adjustment.

$$1 - x_GAIN_CAL \cdot 2^{-12} = \frac{0.934579}{0.9 + 0.0375} = 0.996884$$

We deduce that: A_ GAIN_CAL= (1-0.996884). 2¹² ~ 13.

Example with Gain amplification:

To get a 1.073247 Gain value, we have to set: Gain_DAC_CORE = 28, A_GAIN_CAL= 7. We obtain: G= 1.07316.

11.2 DAC output modes

Three possible output modes are proposed and can be selected via the SPI

- Classical Non Return to Zero (NRZ) mode
- Radio Frequency (RF) mode
- 2RF mode

The output response in the different modes is represented in the graph below (assuming a 12GHz clock rate in NRZ and RF modes and 24GHz clock rate in 2RF mode) over 5 Nyquist zones.



Figure 16 – Max available output power (Pout) vs output frequency (Fout) in the two output modes over four Nyquist zones

- NRZ mode offers max power for 1st operation
- RF mode offers maximum power over 2nd and 3rd Nyquist operation
- 2RF mode offers maximum power over 3rd, 4th and 5th Nyquist operation (6GHz Nyquist zone with 24GHz clock rate)

11.2.1 NRZ output mode

This mode does not allow for operation in the 2^{nd} Nyquist zone because of the sin(x)/x notch.

The advantage is that it gives good results at the beginning of the 1st Nyquist zone; it also removes the parasitic spur at the clock frequency (in differential).

This legacy mode provides the highest output power at the beginning of the 1st Nyquist zone.



Figure 17 – NRZ mode timing diagram

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers. DS 60S 218408(A.2) – September 2020 page 39 Copyright © 2020, Teledyne e2v www.teledyne-e2v.com

11.2.2 RF output mode

RF mode is optimal for operation at high output frequency. Unlike NRZ mode, the RF mode presents notches at DC and 2N*Fs, and minimum attenuation close to Fout = Fs. (Fs corresponding to the frequency of the external clock). Advantages:

- Optimized for operations over the second half of the 2nd Nyquist zone or over the 3rd Nyquist zone;
- Extended dynamic;

Weakness:

- By construction clock spur at Fs.
- Next clock spur pushed to 2.Fs.



Figure 18 – RF mode timing diagram

11.2.3 2RF output mode

2RF mode is optimal for operation at high output frequency when output power of RF mode is beginning to decrease. The 2RF mode presents notches at DC and (2N+1)*Fc/2 and minimum attenuation close to Fout= Fc. (Fc corresponding to the frequency of the external clock)

Advantages:

• Optimized for operation in K-band (Fout close to Fs) (High Pout, quite flat)

Weakness:

- Requires a clock at twice the speed of NRZ or RF mode
- +130mW in this mode for a Dual DAC



Figure 19 – 2RF mode timing diagram

11.3 Clock out

The DAC can provide to another DAC an image of its reference clock, adding 60 fs rms jitter to the reference clock.

11.4 SSO

The DAC can provide for frequency loop or synchronization a programmable ratio of the input clock to keep this reference close to 375 MHz as needed by the FPGA.

SSO output frequency = Fs/M with M equal to 32, 16, 8 or 4 and Fs the sampling frequency

In NRZ and RF mode: Fs = Fc For example, if Fc is 12GHz, the user have to choose the division by 32 to get 375MHz.

In 2RF mode: Fs=Fc/2 For example, if Fc is 24GHz, the user have to choose the division by 64 to get 375MHz.

11.5 SYNC

The SYNC signal is mandatory in order to have deterministic timing for the 2 cores synchronization and for multiple component time alignment. Thus it is necessary to send a SYNC pulse after power-up so that the DAC timing circuitry starts in a deterministic way. This pulse resets the different dividers on the clock path and ensures that all the timing circuitry restarts deterministically. It also starts the synchronization sequence of the serial interface. It also resets the test modes to their initial value.

For multiple components, clock tree will be aligned. In order to get a deterministic alignment, a specific SPI procedure has to be launched. (this procedure will be detailed later on)

11.6 SYNCO

The SYNC signal can be provided to another DAC for multi DAC synchronization.

11.7 Die temperature monitoring diode

Two pins are provided so that the temperature diode can be probed using standard temperature sensors. Diode C must be connected to GND. A current reference between 100µA and 1 mA is required.



Figure 20: Temperature diode

11.8 DIGITAL processing Functions

11.8.1 Top level description

The digital signal processing implements a programmable anti-sinc filter, a programmable complex mixer, digital up conversion (DUC), beamforming and direct digital synthesis (DDS) as illustrated in Figure 21.

For each DAC, the signal processing path is made of 1 DUC containing:

- 4 interpolations stages
- 1 gain and delay stages for beam forming
- 1 sinc compensation
- 1 frequency hopping table

Frequency hopping, gain and phase stages, interpolation filter and SINC compensation block are controlled through SPI.

The DUC can be configured for interpolation with a factor of 4, 8 or 16. The complex mixer can be programmed with a frequency resolution of 32 bit. The mixer can also be programmed for DDS mode in which it generates either a CW or a chirp pattern, selectable by the user. The beamforming functionality consists of a programmable delay from -8.5 to 7.5 samples with a fractional delay resolution of 7 bit and a programmable gain with a range of $\pm 12.5\%$ and a resolution of 10 bit. The anti-sinc filter intended to compensate for the DAC pulse shape has two programmable coefficients.



Figure 21 – Signal path with DUC

11.8.2 Interpolation

Flexible interpolation is embedded to minimize serial link data transport and simplify digital baseband processing.

The supported interpolation factors are $M = \{1, 4, 8, 16\}$. Each DAC can have different interpolation ratio.

It should be noted that interpolation by 1 (no interpolation) is only supported with real data, i.e. no I/Q.

EV12DD700

11.8.2.1 Interpolation stage 1

Each Interpolation stage implements upsampling by 2 followed by a half-band filter. The first interpolation stage filter has been designed with 85% of a Nyquist zone bandwidth and a -70dBc ripple in the stop band. Table 18 lists the coefficients used in the filter.

Index	Coefficient	Index	Coefficient	-	Index	Coefficient	Index	Coefficie
0	0	15	218		31	10396	47	-316
1	0	16	0		32	16384	48	0
2	0	17	-316		33	10396	49	218
2	8	18	0		34	0	50	0
1	0	19	448		35	-3376	51	-146
7	-16	20	0		36	0	52	0
5	-10	21	-628		37	1920	53	96
7	32	22	0		38	0	54	0
8	0	23	882		39	-1264	55	-57
9	-57	24	0		40	0	56	0
10	-57	25	-1264		41	882	57	32
11	96	26	0		42	0	58	0
12	90	27	1920		43	-628	59	-16
12	-146	28	0		44	0	60	0
1/	-140	29	-3376		45	448	61	8
14	U	30	0		46	0		

Table 18. Fixed point coefficients of interpolation stage 1 filter

In the signal path shown in Figure 22, the first interpolation factor is 4 and the fractional filter (Farrow filter described in Figure 23) is after the first interpolation by 2 stage. There are also 2 optional interpolation stages to make the overall interpolation factor 8 or 16. The fractional delay should be in the range $\pm 0.5/f_{dac}$ at the output where : $f_{dac} = Fs$ (NRZ or RF mode) or Fs/2 in 2RF mode case.



Figure 22 – Signal path before mixer

The Farrow structure is suitable for implementation of such a fractional delay filters. A delay corresponds to $exp(-j\omega Td)$. The Taylor expansion is:

$$\exp(-j\omega Td) pprox 1 - j\omega Td + rac{(j\omega Td)^2}{2} - rac{(j\omega Td)^3}{6} + rac{(j\omega Td)^4}{24} + ...$$

This can be approximated using the structure shown in Figure 23.



Figure 23 – Farrow filter implementation

Farrow filter is built with 4 sub-filters all with a filter order of 4. The first filter is a pure delay.

Since interpolation changes the sampling rate of the signal out of the Farrow filter the delay scales with the interpolation factor. Therefore the delay parameter must be internally scaled by the interpolation factor as shown in Table 19. First interpolation filter of EV12DD700 supports a relative signal band of 0.85.

Table 19.	Delay parameter scal	ng vs. interpolation f	actor (fdac= Fs (NRZ o	r RF mode) or Fs/2 in 2RF mode).
-----------	----------------------	------------------------	------------------------	----------------------------------

Μ	Delay t _d /f _{dac}	Delay t _d /f _{farrow}
4	±0.5	±0.25
8	±0.5	±0.125
16	±0.5	±0.0625

As the Farrow filter is preceded by interpolation by two, the signal band is 0.85/2 = 0.425. According to the table above, the maximum range of the delay parameter is ± 0.25 of a clock period at sampling rate $f_{farrow} = 2f_{dac}/M$.

11.8.2.2 Interpolation stage 2

Interpolation stage 2 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 42.5% bandwidth and a -70dBc ripple in the stop band. Table 20 lists the coefficients used in the filter.

Table 20. Fixed point coefficients of interpolation stage 2 filter

Index	Coefficient	Index	Coefficient	Index	Coefficient	Index	Coefficient
0	0	7	-8	15	1248	23	-4
1	0	8	0	16	2048	24	0
2	0	9	-4	17	1248	25	-8
2	-1	10	0	18	0	26	0
1	0	11	73	19	-288	27	4
5	1	12	0	20	0	28	0
6	4	13	-288	21	73	29	-1
0	0	14	0	22	0		

EV12DD700

11.8.2.3 Interpolation stage 3

Interpolation stage 3 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 21.25% bandwidth and a -70dBc ripple in the stop band. Table 21 lists the coefficients used in the filter.

Index	Coefficient	Index	Coefficient
0	0	11	17
1	0	12	0
2	0	13	-113
3	0	14	0
4	0	15	608
5	0	16	1024
6	0	17	608
7	0	18	0
8	0	19	-113
9	0	20	0
10	0	21	17

Table 21. Fixed point coefficients of interpolation stage 3 filter

11.8.2.4 Interpolation stage 4

Interpolation stage 4 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 10.625% bandwidth and a -70dBc ripple in the stop band. Table 22 lists the coefficients used in the filter.

Table 22. Fixed point coefficients of interpolation stage 4 filter

Index	Coefficient	Index	Coefficient
0	0	10	0
1	0	11	0
2	0	12	0
3	0	13	-1
4	0	14	0
5	0	15	9
6	0	16	16
7	0	17	9
8	0	18	0
9	0	19	-1

11.8.2.5 Interpolation Filters Transfer Function

The transfer function of Interpolation filters are shown in the figures below:



Figure 24 – Interpolation filter for orders 4, 8 and 16 and bandpass behavior for each order.



Figure 25 – Interpolation filters, zoom of stopband

Above figure represents interpolation filter frequency response that is translated by DUC. The global transfer function is symmetrical around digital Lo.

11.8.3 NCO

The NCO generates one or more sinusoidal signals. NCO is using a table combined with the CORDIC algorithm. The most significant bits are generated by the table while the least significant bits are generated by the CORDIC. The input to the sine generator is generated by an accumulator (integrator) shown in Figure 26. This signal (acc_out) is always positive and wrap at 2^{n}_{acc} . This means that the phase of the sinusoid is:



11.8.4 CORDIC

The CORDIC algorithm can be used in rotation mode to calculate sine and cosine of an angle. Starting with a vector

$$v0 = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

where the first value represent cosine and the second sine, the values for angle β i can be calculated by multiplying with a rotation matrix:

The rotation matrix Ri is:

$$Ri = \begin{bmatrix} \cos(\beta i) & -\sin(\beta i) \\ \sin(\beta i) & \cos(\beta i) \end{bmatrix}$$

 $v_i = R_i v_{i-1}$

To calculate both the cos and sin values for a phase β we can use a combination of tables and CORDIC as shown in Figure 27.



Figure 27 – Sine table/CORDIC cos/sin generator

The input signal in = $acc_out/2^{nacc}$ rounded to n_{tot} bit is split into a msb part that controls the tables and a LSB part that controls the CORDIC stages. There are n_t bit in the tables and $n_c = n_{tot} - n_t$ bit in the cordic stages. The rotation matrix for $i = n_{t+1}$, ..., n_{tot} is Ri.

To simplify the implementation it is possible to consider that:

$$R_{i} = \frac{1}{\sqrt{1 + (2^{-i}B_{i})^{2}}} \begin{bmatrix} 1 & -2^{-i}B_{i} \\ 2^{-i}B_{i} & 1 \end{bmatrix}$$

where B_i is 1 or -1. All factors in front of the matrix are now independent of the bits and we can combine all factors to a single fixed factor before the CORDIC stages.

11.8.5 Sine/Cos Tables

The number of bit into the sin and cos table is $n_t = 10$. In order to simplify the address decoding in the table it is better to add a shift of 0.5 LSB to the input argument before calculating the values to be stored. This is illustrated in Figure 28 for $n_t = 3$.



In this case we only need to store the x value in one table and the y value in the other. It is now possible to generate all output values by swapping the x and y values and/or changing the sign. In the general case only 1/8 of the output values need to be stored in each table.

11.8.6 Phase Truncation

The output of the accumulator is 32 bit. Offsets are added and the input to the table/cordic stage is rounded to 16 bit. This rounding may introduce a phase offset. This offset can be suppressed by shaping of the truncation error. The shaper is shown in Figure 29 and can be bypassed. There is one shaper for each branch of the 16 parallel samples. The LSB of the output is fed back to the input in way such that the average DC level of the rounding error is 0. The selection/bypass is shown in Figure 30.



11.8.7 Digital Up Conversion (DUC)

To allow better spectral efficiency, a Digital Up Conversion (DUC) is used. This complex mixer translates baseband I/Q signal to digital LO frequency, thanks to a programmable 32 bit numerically controlled oscillator (NCO), set by SPI. The tuning is done with NCO and allows phase alignment between two DAC outputs.

Digital LO frequency= $\frac{\text{NCOregister}}{2^{32}} \cdot \frac{fdac}{2}$ With fdac = Fs (NRZ or RF mode) or Fs/2 in 2RF mode



Figure 32 – Digital Up Conversion Principle

Each DAC has its own DUC pattern. Only one NCO frequency is possible for each DAC. This NCO frequency is set by SPI and can be different for each DAC as illustrated on the figure below.

11.8.8 Beamforming and beam-hopping

Instead of setting gain and phase on board, this DAC proposes "Beam Forming" to compensate this parameter digitally as depicted hereafter. The same input data is provided to both DAC cores cutting by 2 the number of required serial lanes but DAC gain/delay control is individual.



Figure 33 – Beam-forming (Digital Butler Matrix) principle

The DAC integrates a beam hopping which modifies beam-forming parameters (time delay and gain) dynamically when beam-forming is used, allowing new beam characteristics (loop on 2, 3 or 4 locations). SPI is used to program the 4 setting sets for time delay and gain. Input data flux is sent to DAC B only. An on-board program be 4-state beam hopping pattern register bank can allow pre compute beam plan.

It is possible to do the loop on only 2 or 3 settings (selection of the number of locations is done via SPI). The N settings (gain on 10 bit and coarse time delay on 7 bit and fine time delay on 4 bit) are written in SPI registers via 3*N SPI instructions.

In order to switch from setting S to setting S+1, a trigger must be sent in write only register TRIG_BH.

The delay can be implemented as a time delay or a phase shifter as shown in Figure 34. Using time delay is preferred since phase shifters cause squinting, i.e. the direction of the beam will be frequency dependent.

$$a) \xrightarrow{x(t)} \underbrace{\text{Delay}}_{x(t-\tau)} x(t-\tau)$$

$$cos(\omega_{lo}t-\delta)$$

$$b) \xrightarrow{cos(\omega_{in}t)} \underbrace{0.5}_{x(t-\tau)} cos((\omega_{in}-\omega_{lo})t-\delta)$$

Figure 34 – Time delay a) and phase shifter b)

The delay in the signal path is implemented as a fractional delay filter where the delay can be up to 0.5 clock cycle (it is also possible to add whole clock cycles of delay). The sampling rate of the filter depends on the interpolation factor.

Table 23. Beam-forming/Beam-hopping specifications

	Specification
Gain resolution	10 bit
Gain range	±12.5% of DAC Full Scale
Time delay fine adjustment	7 bit Range: ±0.5*Ts
Time delay coarse adjustment	4 bit (step of Ts) Range: 15 Ts (Ts being the sampling period)

The sampling rate for different interpolation factors is shown in the table below.

Table 24. Delay Filter Sampling Rate v	s. Interpolation factor
--	-------------------------

Interpolation factor	Fs = 1/Ts
4	f _{dac} /2
8	f _{dac} /4
16	f _{dac} /8

With fdac = Fs (NRZ or RF mode) or Fs/2 in 2RF mode

SPI is used to program beamforming parameters (Gain and Time delay) on each DAC Core. Input data flux is sent to DAC B only (HSSLs from DAC A can be powered down).

The gain and time delay settings are written in SPI registers via 3 SPI instructions (1 SPI instruction for Gain and 2 SPI instructions for Time delay). Then one SPI instruction for trigger (TRIG_BH) is needed to activate the programmed settings.

11.8.8.1 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 4

In this mode, 8 serial links on the B side are powered ON The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL_MODE	0x	0005	
WRITE @FH_HSSL0_ENA	Θx	0000	
WRITE @A_HSSL_POWER_ON	0x	0000	(optional, to save power)
WRITE @B_HSSL_POWER_ON	0x	01FE	(optional, to save power)
All serial links on core A are powered OFF			
⇒ BSL0, BSL9, BSL10, BSL11, BSL12, BSL13, BSL14,	BS	L15 are powe	ered OFF

Then continue with the BEAM HOPPING procedure (refer to 11.8.8.5) or BEAM FORMING procedure (refer to 11.8.8.4)

11.8.8.2 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 8

In this mode, only 4 serial links on the B side are powered ON The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL_MODE	0x	000A	
WRITE @FH_HSSL0_ENA	0x	0000	
WRITE @A_HSSL_POWER_ON	0x	0000	(optional, to save power)
WRITE @B_HSSL_POWER_ON	0x	001E	(optional, to save power)
 All serial links on core A are power off ⇒ BSL0, BSL5, BSL6, BSL7, BSL8, BSL9, BSL10, BSL 	L11,	BSL12, BSL1	3, BSL14, BSL15 are powered OFF

Then continue with the BEAM HOPPING procedure (refer to 11.8.8.5) or BEAM FORMING procedure (refer to 11.8.8.4)

5 are powered

11.8.8.3 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 16

In this mode, only 2 serial links on the B side are powered ON The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL_MODE WRITE @FH_HSSL0_ENA	0x 000F 0x 0000	
WRITE @A_HSSL_POWER_ON WRITE @B_HSSL_POWER_ON	0x 0000 0x 0006	(optional, to save power) (optional, to save power)
\Rightarrow All serial link core A are power off		
→ DSL0, DSL3, DSL4, DSL5, DSL6, DSL7, D OFF	5510, D519, D5110, D5111, I	DOLIZ, DOLIO, DOLI4, DOLI

Then continue with the BEAM FORMING procedure (refer to 11.8.8.4) or BEAM HOPPING procedure (refer to 11.8.8.5).

11.8.8.4 Procedure for BEAM-FORMING

RESET (active at low level, 100 ns min)		
WRITE @FH_HSSL0_ENA	0x 0000	
WRITE @A_NCO_LSB	0x	(16 bits for the NCO[15:0] core A)
WRITE @A_NCO_MSB	0x	(16 bits for the NCO[31:16] core A)
WRITE @B_NCO_LSB	0x	(16 bits for the NCO[15:0] core B)
WRITE @B_NCO_MSB	0x	(16 bits for the NCO[31:16] core B)
WRITE @A BH GAIN ZONE1	0x	
WRITE @B BH GAIN ZONE1	0x	
WRITE @A_BH_DELAY_COARSE_ZONE1	0x	
WRITE @B_BH_DELAY_COARSE_ZONE1	0x	
WRITE @A_BH_DELAY_FINE_ZONE1	0x	
WRITE @B_BH_DELAY_FINE_ZONE1	0x	
WRITE @TRIGGER ENA	0x 0003	
WRITE @BEAM ENA	0x 0004	(BEAM FORMING mode enable)
WRITE @DUC LOAD NCO	0x 0007	,
WRITE @OTP LOADING	0x 0000	
\rightarrow Wait 200 us between the end of the RESET and	OTP LOADING I	astruction

⇒ Wait 200 µs between the end of the RESET and OTP_LOADING instruction

⇒ The OTP_LOADING instruction loads OTPs (factory configuration) in the SPI register

SYNC

WRITE @TRIG_BH

0x 0000 (TRIG FOR CORE A & B)

⇒ BEAM parameters are taken into account after the TRIG_BH instruction

11.8.8.5 Procedure for BEAM-HOPPING

RESET		
WRITE @FH_HSSL0_ENA	0x 0000	
WRITE @A_NCO_LSB WRITE @A_NCO_MSB WRITE @B_NCO_LSB WRITE @B_NCO_MSB	0x 0x 0x 0x	(16 bits for the NCO[15:0] core A) (16 bits for the NCO[31:16] core A) (16 bits for the NCO[15:0] core B) (16 bits for the NCO[31:16] core B)
WRITE @A_BH_GAIN_ZONE1 WRITE @B_BH_GAIN_ZONE1 WRITE @A_BH_DELAY_COARSE_ZONE1 WRITE @B_BH_DELAY_COARSE_ZONE1 WRITE @A_BH_DELAY_FINE_ZONE1 WRITE @B_BH_DELAY_FINE_ZONE1	0x 0x 0x 0x 0x 0x	
WRITE @A_BH_GAIN_ZONE2	0x	

WRITE @B_BH_GAIN_ZONE2	0x			
WRITE @A_BH_DELAY_COARSE_ZONE2	0x			
WRITE @B_BH_DELAY_COARSE_ZONE2	0x			
WRITE @A_BH_DELAY_FINE_ZONE2	0x			
WRITE @B_BH_DELAY_FINE_ZONE2	0x			
WRITE @A_BH_GAIN_ZONE3	0x			
WRITE @B_BH_GAIN_ZONE3	0x			
WRITE @A_BH_DELAY_COARSE_ZONE3	0x			
WRITE @B_BH_DELAY_COARSE_ZONE3	0x			
WRITE @A_BH_DELAY_FINE_ZONE3	0x			
WRITE @B_BH_DELAY_FINE_ZONE3	0x			
WRITE @A BH GAIN ZONE4	0x			
WRITE @B_BH_GAIN_ZONE4	0x			
WRITE @A_BH_DELAY_COARSE_ZONE4	0x			
WRITE @B_BH_DELAY_COARSE_ZONE4	0x			
WRITE @A_BH_DELAY_FINE_ZONE4	0x			
WRITE @B_BH_DELAY_FINE_ZONE4	0x			
WRITE @TRIGGER ENA	0x	0003		
WRITE @BEAM ENA	0x	0007		
 ⇒ BEAM HOPPING mode enable with 4 zones ⇒ WRITE @BEAM_ENA 0006 for 3 zones ⇒ WRITE @BEAM_ENA 0005 for 2 zones 				
WRITE @DUC LOAD NCO	0x	0007		
WRITE @OTP_LOADING	0x	0000		
SYNC				
WRITE @TRIG BH	Θx	0000	(TRIG	FOR CORE A & B
WAIT (parameters zone 1 are applied until next TRIG_BH)	οn		(1140	
	<u>م</u>	0000		
WAIT (parameters zone 2 are applied until next TRIG BH)	0.	0000		FOR CORE A & B
	_			
WRITE @TRIG_BH	0x	0000	(TRIG	FOR CORE A & B)
WAT (parameters zone 3 are applied until next TRIG_DT)				
WRITE @TRIG_BH	0x	0000	(TRIG	FOR CORE A & B)
WAIT (parameters zone 4 are applied until next TRIG_BH)				
WRITE @TRIG_BH	0x	0000	(TRIG	FOR CORE A & B)
WAIT (parameters zone 1 are applied until next TRIG_BH)			-	,
WRITE @TRIG BH	<u>م</u>	0000		
WAIT (parameters zone 2 are applied until next TRIG_BH) And so on	UX	0000		
	WRITE @B_BH_GAIN_ZONE2 WRITE @A_BH_DELAY_COARSE_ZONE2 WRITE @B_BH_DELAY_FINE_ZONE2 WRITE @B_BH_DELAY_FINE_ZONE2 WRITE @B_BH_DELAY_FINE_ZONE2 WRITE @B_BH_DELAY_COARSE_ZONE3 WRITE @B_BH_DELAY_COARSE_ZONE3 WRITE @B_BH_DELAY_COARSE_ZONE3 WRITE @B_BH_DELAY_FINE_ZONE3 WRITE @B_BH_DELAY_FINE_ZONE3 WRITE @B_BH_DELAY_FINE_ZONE3 WRITE @B_BH_DELAY_COARSE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @B_BH_DELAY_FINE_ZONE4 WRITE @BEAM_ENA ⇔ BEAM HOPPING mode enable with 4 zones ⇔ WRITE @BEAM_ENA 0005 for 3 zones ⇔ WRITE @BEAM_ENA 0005 for 2 zones WRITE @DUC_LOAD_NCO WRITE @TRIG_BH WAIT (parameters zone 1 are applied until next TRIG_BH) WRITE @TRIG_BH WAIT (parameters zone 3 are applied until next TRIG_BH) WRITE @TRIG_BH WAIT (parameters zone 4 are applied until next TRIG_BH) WRITE @TRIG_BH WAIT (parameters zone 1 are applied until next TR	WRITE @B_BH_GAIN_ZONE2 0x WRITE @A_BH_DELAY_COARSE_ZONE2 0x WRITE @B_BH_DELAY_COARSE_ZONE2 0x WRITE @B_BH_DELAY_FINE_ZONE2 0x WRITE @A_BH_GAIN_ZONE3 0x WRITE @A_BH_DELAY_COARSE_ZONE2 0x WRITE @A_BH_DELAY_COARSE_ZONE3 0x WRITE @A_BH_DELAY_COARSE_ZONE3 0x WRITE @A_BH_DELAY_COARSE_ZONE3 0x WRITE @B_BH_DELAY_FINE_ZONE3 0x WRITE @A_BH_DELAY_FINE_ZONE3 0x WRITE @B_BH_DELAY_FINE_ZONE3 0x WRITE @B_BH_DELAY_FINE_ZONE4 0x WRITE @B_BH_DELAY_COARSE_ZONE4 0x WRITE @B_BH_DELAY_COARSE_ZONE4 0x WRITE @B_BH_DELAY_COARSE_ZONE4 0x WRITE @B_BH_DELAY_FINE_ZONE4 0x WRITE @B_BH_DELAY_FINE_ZONE4 0x WRITE @BEAM_ENA 0006 for 3 zones 0x WRITE @DUC_LOAD_NCO 0x WRITE @DUC_LOAD_NCO 0x WRITE @TRIG_BH 0x WAIT (parameters zone 1 are applied until next TRIG_BH) 0x WAIT (parameters zone 3 are applied until next TRIG_BH) 0x WRITE @TRIG_BH 0x	WRITE @B_BH_GAIN_ZONE2 0x WRITE @A_BH_DELAY_COARSE_ZONE2 0x WRITE @A_BH_DELAY_FINE_ZONE2 0x WRITE @B_BH_DELAY_FINE_ZONE2 0x WRITE @B_BH_DELAY_FINE_ZONE2 0x WRITE @B_BH_DELAY_FINE_ZONE3 0x WRITE @B_BH_DELAY_COARSE_ZONE3 0x WRITE @A_BH_DELAY_COARSE_ZONE4 0x WRITE @B_BH_DELAY_COARSE_ZONE4 0x WRITE @B_BH_DELAY_FINE_ZONE4 0x 0	WRITE @B, BH, GAIN_ZONE2 0x WRITE @A, BH_DELAY_COARSE_ZONE2 0x WRITE @A, BH_DELAY_COARSE_ZONE2 0x WRITE @B, BH_DELAY_FINE_ZONE2 0x WRITE @B, BH_DELAY_FINE_ZONE2 0x WRITE @B, BH_DELAY_COARSE_ZONE2 0x WRITE @B, BH_DELAY_COARSE_ZONE3 0x WRITE @B, BH_DELAY_COARSE_ZONE3 0x WRITE @B, BH_DELAY_FINE_ZONE3 0x WRITE @B, BH_DELAY_FINE_ZONE3 0x WRITE @B, BH_DELAY_FINE_ZONE3 0x WRITE @B, BH_DELAY_FINE_ZONE3 0x WRITE @B, BH_DELAY_COARSE_ZONE4 0x WRITE @B, BH_DELAY_COARSE_ZONE4 0x WRITE @B, BH_DELAY_COARSE_ZONE4 0x WRITE @B, BH_DELAY_COARSE_ZONE4 0x WRITE @B, BH_DELAY_FINE_ZONE4 0x WRITE @B, BH_DELAY_FINE_ZONE4 0x 0007 \WRITE @B, BH_DELAY_FINE_ZONE4 0x 0007 \WRITE @B, DELAY_FINE_ZONE4 0x

Note:

It is possible to switch only core A BEAM parameters or only core B BEAM parameters. WRITE @A_TRIG_BH 0x 0000 → switch beam parameters from zone n to zone n+1 for core A only WRITE @B_TRIG_BH 0x 0000 → switch beam parameters from zone n to zone n+1 for core B only

Function	Associated SPI registers	Description
	A BH GAIN ZONE1	Refer to Table 127
	A_BH_DELAY_COARSE_ZONE1	Refer to Table 128
	A_BH_DELAY_FINE_ZONE1	Refer to Table 129
	A_BH_GAIN_ZONE2	Refer to Table 130
	A_BH_DELAY_COARSE_ZONE2	Refer to Table 131
	A_BH_DELAY_FINE_ZONE2	Refer to Table 132
	A_BH_GAIN_ZONE3	Refer to Table 133
	A_BH_DELAY_COARSE_ZONE3	Refer to Table 134
	A_BH_DELAY_FINE_ZONE3	Refer to Table 135
	A_BH_GAIN_ZONE4	Refer to Table 136
	A_BH_DELAY_COARSE_ZONE4	Refer to Table 137
	A_BH_DELAY_FINE_ZONE4	Refer to Table 138
	B_BH_GAIN_ZONE1	Refer to Table 140
	B_BH_DELAY_COARSE_ZONE1	Refer to Table 141
	B_BH_DELAY_FINE_ZONE1	Refer to Table 142
	B_BH_GAIN_ZONE2	Refer to Table 143
	B_BH_DELAY_COARSE_ZONE2	Refer to Table 144
BLAMINOFFING	B_BH_DELAY_FINE_ZONE2	Refer to Table 145
	B_BH_GAIN_ZONE3	Refer to Table 146
	B_BH_DELAY_COARSE_ZONE3	Refer to Table 147
	B_BH_DELAY_FINE_ZONE3	Refer to Table 148
	B_BH_GAIN_ZONE4	Refer to Table 149
	B_BH_DELAY_COARSE_ZONE4	Refer to Table 150
	B_BH_DELAY_FINE_ZONE4	Refer to Table 151
	TRIGGER_ENA	Refer to Table 40
	BEAM_ENA	Refer to Table 38
	A_BH_CLEAR_PHASE	Refer to Table 126
	B_BH_CLEAR_PHASE	Refer to Table 139
	A_TRIG_BH	Refer to Table 50
	B_TRIG_BH	Refer to Table 51
	FH_HSSL0_ENA (must be set to 0)	Refer to Table 41
	TRIG_BH	Refer to Table 49
	A_HSSL_POWER_ON	Refer to Table 52
	B_HSSL_POWER_ON	Refer to Table 53

Function	Associated SPI registers	Description
	A_BH_GAIN_ZONE1	Refer to Table 127
	A_BH_DELAY_COARSE_ZONE1	Refer to Table 128
	A_BH_DELAY_FINE_ZONE1	Refer to Table 129
	B_BH_GAIN_ZONE1	Refer to Table 140
	B_BH_DELAY_COARSE_ZONE1	Refer to Table 141
	B_BH_DELAY_FINE_ZONE1	Refer to Table 142
	TRIGGER_ENA	Refer to Table 40
	BEAM_ENA	Refer to Table 38
BEAM FORMING	A_BEAMHOP_CLEAR_PHASE_ON_HOP	Refer to Table 126
	B_BEAMHOP_CLEAR_PHASE_ON_HOP	Refer to Table 139
	A_TRIG_BH	Refer to Table 50
	B_TRIG_BH	Refer to Table 51
	FH_HSSL0_ENA must be set to 0	Refer to Table 41
	TRIG_BH	Refer to Table 49
	A_HSSL_POWER_ON	Refer to Table 52
	B_HSSL_POWER_ON	Refer to Table 53

11.8.9 Digital Direct Synthesis (DDS) & Chirp mode

11.8.9.1 DDS mode

The mixer can also be programmed for DDS mode in which it generates either a CW or a chirp pattern or a ramp, selectable by the user.

Figure 35 shows a diagram of the programmable complex mixer. In DDS/chirp mode the normal input signal is disconnected and replaced by a constant amplitude.

The NCO is used to generate sine wave pattern. SPI is used to program frequency, phase, offset and amplitude parameters. Refreshing time is 6 SPI instructions @ 100MHz.

The NCO value is used to select the frequency of the sinewave.



Figure 35 – Direct Digital Synthesis Principle

The DDS settings are programmed in writing the following registers:

- Registers A_NCO_LSB, A_NCO_MSB for NCO frequency (B_NCO_LSB and B_NCO_MSB for core B)
- Register A_DDS_AMPLITUDE for DDS amplitude (B_DDS_AMPLITUDE for core B)
- Registers A_PHASE_OFFSET_LSB and A_PHASE_OFFSET_MSB for DDS phase offset (B_PHASE_OFFSET_LSB and B_PHASE_OFFSET_MSB for core B)

• Then one SPI instruction for trigger is needed to activate the setting (write in A_TRIG_FH_CHIRP or B_ TRIG_FH_CHIRP register or TRIG_FH_CHIRP to trig A & B core simultaneously).

Note: it is possible to replace the sinewave by a ramp when A_DDS_RAMP_MODE or B_DDS_RAMP_MODE are set to 1.

11.8.9.1.1 Procedure DDS mode core B

RESET (active at low level, 100 ns min)		(mandatory)
WRITE @B_HSSL_POWER_ON	0x 0000	(optional, to save power)
WRITE @INTERPOL_MODE	0b 11	(low power mode)
WRITE @B_DDS AMPLITUDE	0x	
WRITE @B_NCO_LSB	0x	(16 bits for the NCO[15: 0])
WRITE @B_NCO_MSB	0x	(16 bits for the NCO[31:16])
WRITE @B_PHASE_OFFSET_LSB	0x	
WRITE @B_PHASE_OFFSET_MSB	0x	
WRITE @B_CHIRP_RESET_TO_ZERO	0x 0000	(mandatory)
WRITE @DDS_ENA	0b 001	
WRITE @DUC_LOAD_NCO	0x 0007	
WRITE @OTP_LOADING	0x 0000	
SYNC		

Note: If a second SYNC is sent, a new sinus will start.

Note: if NCO or DDS_AMPLITUDE parameters are updated; they will not be taken into account automatically. They will be taken into account on the next SYNC signal.



Figure 36 – DDS mode

11.8.9.1.2 Procedure DDS mode core A

RESET (active at low level, 100 ns min) WRITE @A_HSSL_POWER_ON	0x 0000	(optional, to save power)
WRITE @INTERPOL_MODE	0b11	(for low power mode)
WRITE @A_DDS AMPLITUDE WRITE @A_NCO_LSB WRITE @A_NCO_MSB WRITE @A_CHIRP_RESET_TO_ZERO WRITE @DDS_ENA WRITE @DUC_LOAD_NCO WRITE @OTP_LOADING SYNC	0x 0x 0x 0000 0b001 0x 0007 0x 0000	(16 bits for the NCO[15:0]) (16 bits for the NCO[31:16]) (mandatory)

11.8.9.1.3	Procedure DDS mode core B	8 + u	pdate NCO	and amplitude parameters
RESET (active a	at low level, 100 ns min)			
WRITE @B_HS	SL_POWER_ON	Θx	0000	(optional, to save power)
WRITE @INTEF	RPOL_MODE	0b	11	(optional, to save power)

	0x	(16 bit for the NCO[15:0])
WRITE @B_NCO_MSB	0x	(16 bit for the NCO[31:16])
WRITE @B_ CHIRP_RESET_TO_ZERO	0x 0000	(mandatory)
WRITE @DDS_ENA WRITE @TRIGGER_ENA	0b 001	
WRITE @DUC_LOAD_NCO	0x 0007	
WRITE @OTP_LOADING	0x 0000	
WRITE @B_DDS AMPLITUDE	0x	
WRITE @B_NCO_LSB	0x	
WRITE @B_NCO_MSB	0x	
WRITE @B_TRIG_FH_CHIRP	0x 0000	(new parameters are taken into account)

11.8.9.1.4 Procedure DDS mode core A + update NCO and amplitude parameters

RESET (active at low level, 100 ns min)		
WRITE @A_HSSL_POWER_ON	0x 0000	(optional, to save power)
WRITE @INTERPOL_MODE	0b11	(optional, to save power)
WRITE @A_DDS AMPLITUDE	0x	
WRITE @A_NCO_LSB	0x	(16 bit for the NCO[15:0])
WRITE @A_NCO_MSB	0x	(16 bit for the NCO[31:16])
WRITE @A_ CHIRP_RESET_TO_ZERO	0x 0000	(mandatory)
WRITE @DDS_ENA	0b001	
WRITE @TRIGGER_ENA	0b -1	
WRITE @DUC_LOAD_NCO	0x 0007	
WRITE @OTP_LOADING	0x 0000	
SYNC		
WRITE @A_DDS AMPLITUDE	0x	
WRITE @A_NCO_LSB	0x	
WRITE @A_NCO_MSB	0x	
WRITE @A_TRIG_FH_CHIRP	0x 0000	

11.8.9.1.5 Procedure DDS mode core A and B + update NCO and amplitude parameters Replace @A_TRIG_FH_CHIRP and @B_TRIG_FH_CHIRP by @TRIG_FH_CHIRP





11.8.9.2 *Chirp mode*

The DDS can alternatively be programmed to generate a frequency sweep with a settable range and rate using "select_chirp" SPI instruction. The frequency sweep can either be repeated continuously or generated only once in one-shot mode. Triggering is issued either with an SPI write (write in A_TRIG_FH_CHIRP or B_TRIG_FH_CHIRP register or TRIG_FH_CHIRP to trig A & B core simultaneously)

After setting up the frequency sweep parameters a trigger starts the generation of a synthesized sine wave pattern at the set starting frequency. Every 16th sample the frequency is increased using the set step size until the frequency reaches the set stop frequency.

The sweep rate is settable from $Fs^2 / 2^{36}$ to $Fs^2 / 2^5$ with steps of $Fs^2 / 2^{36}$.

With 12GSps sampling rate (Fc = 12GHz in NRZ and RF modes or 24 GHz in 2RF mode) it corresponds to $2.095^{*}10^{9}$ Hz/s to $4.5^{*}10^{18}$ Hz/s in steps of $2.095^{*}10^{9}$ Hz/s.

Of course the highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles. Start and stop frequencies must remain within the same Nyquist Zone.



The amplitude of the frequency sweep is controlled using the DDS amplitude parameter.



RESET WRITE @INTERPOL_MODE WRITE @A_DDS AMPLITUDE WRITE @A_CHIRP_MIN_FREQ_LSB WRITE @A_CHIRP_MIN_FREQ_MSB WRITE @A_CHIRP_MAX_FREQ_LSB WRITE @A_CHIRP_MAX_FREQ_MSB WRITE @A_CHIRP_STEP_FREQ_MSB WRITE @A_CHIRP_STEP_FREQ_MSB WRITE @A_CHIRP_REPEAT WRITE @A_CHIRP_RESET_TO_ZERO	0b11 0x 0x 0x 0x 0x 0x 0x 0x 0x 0000 0x 0001	(just one chirp , no repetition) (return to zero after chir)
WRITE @OTP_LOADING WRITE @TRIGGER_ENA	0x 0000 0b -1	(ENABLE TRIG)
WAIT WRITE @A_TRIG_FH_CHIRP WAIT WRITE @A_TRIG_FH_CHIRP WAIT	0x 0000 0x 0000	(TRIG 1) (TRIG 2)

	11.8.9.2.2	Procedure CHIRP	triggered mode core E	3
--	------------	-----------------	-----------------------	---

RESET	
WRITE @INTERPOL_MODE	0b 11
WRITE @B_DDS AMPLITUDE	0x
WRITE @B_CHIRP_MIN_FREQ_LSB	0x
WRITE @B_CHIRP_MIN_FREQ_MSB	0x
WRITE @B_CHIRP_MAX_FREQ_LSB	0x
WRITE @B_CHIRP_MAX_FREQ_MSB	0x
WRITE @B_CHIRP_STEP_FREQ_LSB	0x
WRITE @B_CHIRP_STEP_FREQ_MSB	0x

WRITE @B_CHIRP_REPEAT WRITE @B_CHIRP_RESET_TO_ZERO WRITE @DDS_ENA WRITE @TRIGGER_ENA WRITE @DUC_LOAD_NCO WRITE @OTP_LOADING SYNC WAIT	0x 0x 0b 0b 0x 0x	0000 0001 111 1- 0007 0000	
WRITE @B_TRIG_FH_CHIRP WAIT	0x	0000	(TRIG 1)
WRITE @B_TRIG_FH_CHIRP WAIT	0x	0000	(TRIG 2)

11.8.9.2.3 Procedure CHIRP triggered mode core A & B

Replace @A_TRIG_FH_CHIRP and @B_TRIG_FH_CHIRP by @TRIG_FH_CHIRP

With just one TRIG (TRIG 1) for one CHIRP:



Figure 39 – Chirp mode – Single pattern

With two TRIG (TRIG 1 and TRIG 2) for two CHIRP:

SYNC	0	
DDS_AMPLITUDE	'h 2000	2000
CHIRP_MIN_FREQ	'h 00008000	0008000
CHIRP_MAX_FREQ	'h 0020000	
CHIRP_STEP_FREQ	'h 00000400	0000400
DDS_ENABLE	1	
CHIRP_ENABLE	1	
CHIRP_RUN	1	
CHIRP_REPEAT	0	
CHIRP_RESET_TO_ZERO	1	
CHIRP_TRIG_ENA TRIG_FH_CHIRP	1 0	
	12 000 13	
	1 000 14	

Figure 40 – Chirp mode – Several patterns

11.8.9.2.4 Procedure CHIRP mode with automatic repeat

Replace "WRITE @A_CHIRP_REPEAT 0000" by "WRITE @A_CHIRP_REPEAT 0001" for CORE A or "WRITE @B_CHIRP_REPEAT 0000" by "WRITE @B_CHIRP_REPEAT 0001" for CORE B.



Figure 41 – Chirp mode – Automatic repeat pattern

Function	Associated SPI registers	Description
	A_DDS AMPLITUDE	Refer to Table 124
	B_DDS AMPLITUDE	Refer to Table 125
	A_NCO_LSB	Refer to Table 112
	B_NCO_LSB	Refer to Table 114
	A_NCO_MSB	Refer to Table 113
	A_PHASE_OFFSET_LSB	Refer to Table 118
	A_PHASE_OFFSET_MSB	Refer to Table 119
	B_ PHASE_OFFSET_LSB	Refer to Table 122
	B_ PHASE_OFFSET_MSB	Refer to Table 123
	B_NCO_MSB	Refer to Table 115
222	DDS_ENA	Refer to Table 39
DDS	A_TRIG_FH_CHIRP	Refer to Table 47
	B_TRIG_FH_CHIRP	Refer to Table 48
	TRIG_FH_CHIRP	Refer to Table 46
	A_ CHIRP_RESET_TO_ZERO must be set to 0	Refer to Table 103
	B_ CHIRP_RESET_TO_ZERO must be set to 0	Refer to Table 111
	FH_HSSL0_ENA must be set to 0	Refer to Table 41
	TRIGGER_ENA	Refer to Table 40
	A_HSSL_POWER_ON	Refer to Table 52
	B_HSSL_POWER_ON	Refer to Table 53

Function	Associated SPI registers	Description			
	A DDS AMPLITUDE	Refer to Table 124			
	B_DDS AMPLITUDE	Refer to Table 125			
	A_NCO_LSB	Refer to Table 112			
	B_NCO_LSB	Refer to Table 114			
	A_NCO_MSB	Refer to Table 113			
	B_NCO_MSB	Refer to Table 115			
	A_CHIRP_RESET_TO_ZERO	Refer to Table 103			
	B_CHIRP_RESET_TO_ZERO	Refer to Table 111			
	DDS_ENA	Refer to Table 39			
	A_CHIRP_MIN_FREQ_LSB	Refer to Table 96			
	A_CHIRP_MIN_FREQ_MSB	Refer to Table 97			
	A_CHIRP_MAX_FREQ_LSB	Refer to Table 98			
	A_CHIRP_MAX_FREQ_MSB	Refer to Table 99			
	A_CHIRP_STEP_FREQ_LSB	Refer to Table 100			
DDS CHIRP	A_CHIRP_STEP_FREQ_MSB	Refer to Table 101			
	B_CHIRP_MIN_FREQ_LSB	Refer to Table 104			
	B_CHIRP_MIN_FREQ_MSB	Refer to Table 105			
	B_CHIRP_MAX_FREQ_LSB	Refer to Table 106			
	B_CHIRP_MAX_FREQ_MSB	Refer to Table 107			
	B_CHIRP_STEP_FREQ_LSB	Refer to Table 108			
	B_CHIRP_STEP_FREQ_MSB	Refer to Table 109			
	A_CHIRP_REPEAT	Refer to Table 102			
	B_CHIRP_REPEAT	Refer to Table 110			
	FH_HSSL0_ENA must be set to 0	Refer to Table 41			
	A_TRIG_FH_CHIRP	Refer to Table 47			
	B_TRIG_FH_CHIRP	Refer to Table 48			
	TRIG_FH_CHIRP	Refer to Table 46			
	TRIGGER_ENA	Refer to Table 40			

11.8.10 Frequency hopping (with DUC)

The DAC integrates a frequency hopping with ultra-fast hopping rate. This feature is only possible with interpolation by 4, 8 or 16. Serial link can be used for a fast transfer of frequency parameters. ASL0 and BSL0 (Lane 0) are used for this functionality. SPI can also be used but in that case parameter change is not applied at a deterministic instant.



Figure 42 – Frequency Hopping Principle

11.8.10.1 Frequency Hopping Programming via ASL0 and/or BSL0

To activate the new frequency setting, two consecutive trigger frames are mandatory. Trigger can be sent at any instant.

A new setting can be reprogrammed at any instant. It will be taken into account once two consecutive triggers will be sent.

Default frame Default frame (11 downto 0) (23 downto 12) (31 downto 24) Default frame Default frame Default frame	xSL0 (x=A, B) Default frame	xSL0 (x=A, B) Default frame	FH DATA FRAME 12 bits (11 downto 0)	FH DATA FRAME 12 bits (23 downto 12)	FH DATA FRAME 8 bits LSB (31 downto 24)	xSL0 (x=A, B) Default frame	xSL0 (x=A, B) Default frame	xSL0 (x=A, B) Default frame
---	--------------------------------	--------------------------------	---	--	---	--------------------------------	--------------------------------	--------------------------------

32 bits

Figure 43 – Frequency Hopping programming via xSL0: Data frame sequence

Default frame	Default frame	Default frame	TRIG FRAME	TRIG FRAME	Default frame	Default frame	Default frame

16 bits at 12 Gsps

2 identical frames for radiation hardening

Figure 44 – Frequency Hopping programming via xSL0: Trig sequence

BIT NUMBER		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xSL0 DEFAULT FRAME		DB	Clk	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Figure 45 – xSL0 default frame																	
BIT NUMBER)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
xSL0 ESISTREAM FRAME		DB	Clk	Parity	0	0	0	0	0	0	0	0	0	0	0	0	Trig FH=1

Figure 46 – Frequency hopping TRIG frame

FH SEQUENCE example 1	xSL0 (x=A, B) Default frame	xSLO (x=A, B) Default frame	FH DATA FRAME 12 bits (11 downto 0)	FH DATA FRAME 12 bits (23 downto 12)	FH DATA FRAME 8 bits LSB (31 downto 24)	TRIG FRAME for FH	TRIG FRAME for FH	xSLO (x=A, B) Default frame	xSLO (x=A, B) Default frame	xSLO (x=A, B) Default frame
FH SEQUENCE example 2	xSLO (x=A, B) Default frame	xSL0 (x=A, B) Default frame	FH DATA FRAME 12 bits (11 downto 0)	FH DATA FRAME 12 bits (23 downto 12)	FH DATA FRAME 8 bits LSB (31 downto 24)	xSLO (x=A, B) Default frame	TRIG FRAME for FH	TRIG FRAME for FH	xSLO (x=A, B) Default frame	xSL0 (x=A, B) Default frame

Figure 47 – Examples of frequency hopping programming via xSL0

x times

11.8.10.2 Frequency Hopping programming via SPI:

The frequency setting is written in SPI registers via 2 SPI instructions (A_NCO_LSB and A_NCO_MSB for core A and B_NCO_LSB and B_NCO_MSB for core B). Triggering is issued with an SPI write (write in A_TRIG_FH_CHIRP or B_TRIG_FH_CHIRP register or TRIG_FH_CHIRP to trig A & B cores simultaneously).

When switching from one frequency to the following frequency, two possibilities can be selected via SPI (via registers A_FH_CLEAR_PHASE and B_FH_CLEAR_PHASE):

- resetting the phase (default configuration) or
- maintaining the current phase when switching

These 2 possibilities are described in the two below figures. In each plot there are three frequencies, we jump from first to second, to third and then back to the first frequency.

In 'phase continuous' mode, we keep the same phase in the accumulator between the different frequencies. It can be observed that when the frequency changes the first sample of the new frequency starts at the level where the previous frequency ended up.



In 'phase reset' mode, the phase is reset whenever the frequency changes. It can be observed below that the first sample of each new frequency starts at the reset level (mid-scale).



11.8.10.3 Procedure for core A with SPI

RESET (active at low level, 100 ns min)		
WRITE @TRIGGER_ENA	0b -1	
WRITE @A_NCO_LSB	0x	(NCO [15:0])
WRITE @A_NCO_MSB	0x	(NCO [31:16])
WRITE @A_FH_ROT_MIXER	0x	

0x 0x 0x	(NCO above parameters are taken into account)
0x 0x	
0x 0x	
1	
0b 1-	
0x	(NCO [15:0])
0x	(NCO [31:16])
0x	
0x	
0x	
0x	
0x	
0x 0000	
0x	
0x	
0x 0000	
h SPI	
0b 11	
0x	
⊍x 0x	
•	
0x 0000	
0x	
0x	
	0x 0x

WRITE @B_NCO_LSB WRITE @B_NCO_MSB WRITE @_TRIG_FH_CHIRP WAIT	0x 0x 0x	 0000
WRITE @B_NCO_LSB WRITE @B_NCO_MSB WRITE @B_TRIG_FH_CHIRP WAIT	0x 0x 0x	 0000
WRITE @A_NCO_LSB WRITE @A_NCO_MSB WRITE @A_TRIG_FH_CHIRP WAIT	0x 0x 0x	 0000

And so on ...

Note: for all above procedures, @FH_HSSL0_ENA register must be set to 0 (default value)

11.8.10.6 Procedure by Serial Link

11.8.10.6.1 Procedure for core A & B with HSSL0

RESEI	
WRITE @TRIGGER_ENA	0x 0003
WRITE @FH_HSSL0_ENA	0x 0001
SYNC	

ASL0 and BSL0: NCO value and TRIG instruction are programmed by serial link.

11.8.10.6.2 Procedure for core A with HSSL0

 RESET

 WRITE @TRIGGER_ENA
 0x 0001

 WRITE @FH_HSSL0_ENA
 0x 0001

 SYNC
 ASL0: NCO value and TRIG instruction are programmed by serial link.

11.8.10.6.3 Procedure for core B with HSSL0

RESET	
WRITE @TRIGGER_ENA	0x 0002
WRITE @FH_HSSL0_ENA	0x 0001
SYNC	

BSL0: NCO value and TRIG instruction are programmed by serial link.

Note: serial link number 0 must be activated by register @A_HSSL_POWER_ON[0]=1 and/or @B_HSSL_POWER_ON[0]=1

Function	Associated SPI registers	Description	
	A_NCO_LSB	Refer to Table 112	
	B_NCO_LSB	Refer to Table 114	
	A_NCO_MSB	Refer to Table 113	
	B_NCO_MSB	Refer to Table 115	
	A_TRIG_FH_CHIRP	Refer to Table 47	
Frequency hopping by SPI	A_FH_CLEAR_PHASE	Refer to Table 116	
	B_TRIG_FH_CHIRP	Refer to Table 48	
	B_FH_CLEAR_PHASE	Refer to Table 120	
	TRIG_FH_CHIRP	Refer to Table 46	
	TRIGGER_ENA	Refer to Table 40	
	FH_HSSL0_ENA	Refer to Table 41	

Table 25. Summary of registers used for frequency hopping feature

Function	Associated SPI registers	Description	
Frequency hopping by ASL0 /BSL0	A_NCO_LSB	Refer to Table 112	
	B_NCO_LSB	Refer to Table 114	
	A_NCO_MSB	Refer to Table 113	
	B_NCO_MSB	Refer to Table 115	
	TRIGGER_ENA	Refer to Table 40	
	FH_HSSL0_ENA	Refer to Table 41	
	A_HSSL_POWER_ON	Refer to Table 52	
	B_HSSL_POWER_ON	Refer to Table 53	

11.8.11 SINC compensation

DAC response is close to SINC response, leading to gain variation over Nyquist. A 3 tap symmetrical FIR with 2 settable 8-bit FIR coefficients set by SPI or by One Time Programmable fuse (OTP) is implemented. This "antisinc filter" is programmable and can be used to improve the band flatness. Since the sinc transfer function depends on external components, especially in higher Nyquist Zones, it is recommended to have a coefficients set by Nyquist zone. So, the anti-sinc filter is programmable.

To keep hardware cost low the filter is a symmetric 2nd order filter. This means that the filter is not able to accurately cancel all the ripple but only the overall slope. It also does not work well for steep slopes.

Below is the remaining error after anti-sinc compensation applied to theoretical DAC transfer function for different output modes depending on Nyquist Zone.



Figure 50 - Remaining error after anti-sinc compensation (Fs = 12 GSps)

The Anti-sinc filter is preceded by a gain block. The gain is used for both beam-forming / beam-hopping (see section 11.8.8) and gain calibration.

The Anti_sinc gain (10 bit) is set by SPI.

If beam-forming/beam-hopping is not used, gain is set by registers A_ASINC_GAIN and B_ASINC_GAIN.

The total gain for core A is $G = 1 - A_ASINC_GAIN.2^{-12}$ The total gain for core B is $G = 1 - B_ASINC_GAIN.2^{-12}$

If beam-forming/beam-hopping is used, gain is set by registers A_BH_GAIN_ZONEx (x=1,2,3 and 4) and B_BH_GAIN_ZONEx (x=1,2,3 and 4)
 The total gain for core A is G = 1 - A_BH_GAIN_ZONEx.2⁻¹²
 The total gain for core B is G = 1 - B_BH_GAIN_ZONEx.2⁻¹²
 With x=1, 2, 3 and 4

It means that it is only possible to attenuate the signal. To get a gain value higher than 1, there are two possibilities:

- 1. Use the gain adjustment feature described in section 11.1.
- 2. If Gain adjustment of section 11.1 is not sufficient, the PLUS10_PERCENT_DAC_CORE bit can be used: this bit increases the DAC gain by 10 percent.

Gain expression is (in case we enabled the beam-forming/beam-hopping) :

$G = (1 + PLUS10_PERCENT_DAC_CORE)x(1 - A_BH_GAIN_ZONEx. 2^{-12})$

We can notice that setting BH_GAIN_ZONE and/or ASINC_GAIN at mid-point (511 value) gives a gain adjustment range of ±12.5%.

11.8.12 Digital and HSSLs power down

In order to minimize leakage in power down, it is recommended to ground appropriated digital and I/Os power supplies DUC and interpolation is not used. Each DAC core has its own I/Os and digital power supply in order to allow single DAC core operation.

Procedure for interpolation by 4 (8 serial links on the A and B side) The following SPI instructions must be added before the SYNC signal:

WRITE @IN	NTERPOL_MODE	0x 0005	
WRITE @A	_HSSL_POWER_ON	0x 01FE	
WRITE @B	_HSSL_POWER_ON	0x 01FE	
⇒ AS	L0, ASL9, ASL10, ASL11, ASL12,	ASL13, ASL14, ASL15 are	powered OFF
⇒ BS	L0, BSL9, BSL10, BSL11, BSL12,	BSL13, BSL14, BSL15 are	powered OFF

Procedure for interpolation by 8 (4 serial links on the A and B side) The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL_MODE	0x 000A
WRITE @A_HSSL_POWER_ON	0x 001E
WRITE @B_HSSL_POWER_ON	0x 001E
⇒ ASL1, ASL2, ASL3, ASL4, are powe	red ON, all others serial links are powered OFF
⇒ BSL1, BSL2, BSL3, BSL4, are power	red ON, all others serial links are powered OFF

Procedure for interpolation by 16 (2 serial links on the A and B side) The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL	MODE	0x 000F
WRITE @A_HSSL_F	POWER_ON	0x 0006
WRITE @B_HSSL_F	POWER_ON	0x 0006
⇒ ASL1, ASL2	are powered ON, all of	thers serial links are powered OFF
⇒ BSL1, BSL2	are powered ON, all of	thers serial links are powered OFF

Procedure for no interpolation (16 serial links on the A and B side) The following SPI instructions must be added before the SYNC signal:

WRITE @INTERPOL_MODE	0x 0000
WRITE @A_HSSL_POWER_ON	0x FFFF
WRITE @B_HSSL_POWER_ON	0x FFFF
⇒ 32 serial links are powered ON.	

Note: it is possible to use different interpolation modes between core A and B.

Function	Associated SPI registers	Description
Interpolation	INTERPOL_MODE	Refer to Table 35
	A_HSSL_POWER_ON	Refer to Table 52
	B_HSSL_POWER_ON	Refer to Table 53

11.8.13 Test mode

Several modes on the DAC output are offered to help validate the interface with the DAC.

11.8.13.1 Ramp test mode

In ramp test mode, the pattern on the DAC is a 12 bit ramp on each channel. The ramp value is reset to 0x000 when a pulse is sent on the SYNC input. User can additionally get a tunable sawtooth pattern by muxing out the phase accumulator value from the NCO to the output.





See below the timing diagram for the DAC output when in flash mode.



Note: it is possible to double the size of the maximum value by using the bit FLASH_PATTERN_CFG of the TEST_MODE_CFG register , flash pattern becomes two data at maximum value followed by 14 data at minimum value.



Figure 53: Flash test mode timing diagram (double size maximum value)

11.8.13.3 Constante value mode

The DAC output is fixed to a constant. This constant is programmed by SPI.

12. DETAILED DESCRIPTION OF REGISTERS

12.1 Start-up Sequence

					1		
	1	2		3	4	5	6
RSTN							
		100 ns minimum					
TEMPERATURE VARIATION	UNSTABILISED TEMPERATURE			STABILISED TEMPERATURE			
SERIAL LINK STATUS	SERIAL	LINK NOT READY		SERIAL LINK READY		ESISTREAM PROTOCOL	DATA
			22 us for 12 (44 us for 6	GHz external clock GHz external clock)			
OTP STATUS			OTP NOT READY			OTP READY	
				200 us maximum			
SPI	SPI NOT AVAI	LABLE		SPI PROGRAMMATION (spi available)		SPI AVAIL	ABLE
SYNC							
					16 p of e	eriods minimum xternal clock	

Notes:

Figure 54: Start-up sequence

- 1. The external clock CLK must be provided before the RSTN pulse. The external clock CLK can start before or after the power-up.
- 2. After the temperature stabilization the reset can be sent. The reset is an asynchronous active low signal on RSTN pin. The reset sets all SPI registers to their default value.
- The reset starts the OTPs wake up (after the wake up, the factory configuration is ready). The wake-up status is accessible by SPI: refer to Table 30. The reset starts the HSSL.
- 4. The SPI "OTP LOAD" instruction must be sent to the DAC. The OTPs are loaded into the SPI registers at this point. There must be at least 200 μs between the RSTN pulse and this SPI instruction; refer to Table 29.
- 5. The SYNC signal must be sent after the OTPs wake up (200 µs maximum). A pulse at high level (SYNC signal) is applied onto the SYNCTRIG input.

The SYNC signal resets the internal clocks.

The SYNC signal launches the ESIstream receiver protocol. The ESIstream transmitter protocol can start at any time after the SYNC signal.

6. The EXTRA_SEE_PROTECT register is optional, this register must not be activated before the SYNC signal. If EXTRA_SEE_PROTECT is activated after the SYNC, the input SYNCTRIG is disable and an unwanted SYNC signal will have no effect. The EXTRA_SEE_PROTECT register adds also additional protection against the SEE.

During SERIAL LINK READY	and	SERIAL LINK NOT READY
--------------------------	-----	-----------------------

HSSLs that are used in the application should not be stucked at 0 or 1 level, a switching on the wire of HSSL at the operating frequency (12 Gbps maximum) is needed. The switching can be a simple toggle. HSSLs that are not used in the application remain not connected.

Default value for digital pin : CSN=1 , RSTN=1 , SCLK=0, MOSI=0

12.2 Register summary

 Table 26.
 Register Summary
Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x0001	R	-	CHIP_ID	Chip identification	Refer to Table 27
0x0002	R	-	SERIAL_NUMBER	Part serialization	Refer to Table 28
0x0003	W	-	OTP_LOADING	Load factory configuration	Refer to Table 29
0x0004	R	-	OTP_STATUS	Check if factory configuration was successfully loaded	Refer to Table 30
0x0005	RW	0	EXTRA_SEE_PROTECT	optional	Refer to Table 31
0x0006	RW	0	SSO_CFG	SSO Clock configuration	Refer to Table 32
0x0007	RW	0	CLKOUT_CFG	CLK output configuration	Refer to Table 33
0x0008	RW	0	SYNCOUT_CFG	SYNC output configuration	Refer to Table 34
0x0009	RW	0	INTERPOL_MODE	Interpolation by 4/8/16 selection	Refer to Table 35
0x000B	RW	7	ESISTREAM_CFG	Configuration of ESIstream frame	Refer to Table 36
0x000C	RW	0	TEST_MODE_CFG	Ramp, flash, constant output value	Refer to Table 37
0x000D	RW	0	BEAM_ENA	Beam-Forming and Beam-Hopping enable	Refer to Table 38
0x000E	RW	0	DDS_ENA	Sinewave, Ramp or chirp generator	Refer to Table 39
0x000F	RW	0	TRIGGER_ENA	Trigger	Refer to Table 40
0x0010	RW	0	FH_HSSL0_ENA	NCO programmation by HSSL0	Refer to Table 41
0x0011	RW	0	OUTPUT_CFG	NRZ, RF, 2RF mode	Refer to Table 42
0x0012	RW	0	ASINC_ENA	Anti-sinc compensation enable	Refer to Table 43
0x0014	RW	1	DUAL_CORE_ENA	Link of Core A & B	Refer to Table 44
0x0015	RW	0	DATA_SIGNED_ENA	Signed or unsigned ESIstream format	Refer to Table 45
0x0017	W	-	TRIG_FH_CHIRP	Trigger	Refer to Table 46
0x0018	W	-	A_TRIG_FH_CHIRP	Trigger	Refer to Table 47
0x0019	W	-	B_TRIG_FH_CHIRP	Trigger	Refer to Table 48
0x001A	W	-	TRIG_BH	Trigger	Refer to Table 49
0x001B	W	-	A_TRIG_BH	Trigger	Refer to Table 50
0x001C	W	-	B_TRIG_BH	Trigger	Refer to Table 51

EV12DD700

Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x0020	RW	FFFF	A_HSSL_POWER_ON	Core A Serial link power ON	Refer to Table 52
0x0021	RW	FFFF	B_HSSL_POWER_ON	Core B Serial link power ON	Refer to Table 53
0x0023	RW	1	POWER_ISOLATION	Power isolation of data path from Core A to Core B when Core A is powered OFF	Refer to Table 54
0x0025	RW	0	DUC_LOAD_NCO	Load NCO	Refer to Table 55
0x0100	R	-	A_HSSL_STATUS_EYE_DRIFT_1	Serial link status	Refer to Table 56
0x0101	R	-	A_HSSL_STATUS_EYE_DRIFT_2	Serial link status	Refer to Table 57
0x0102	R	-	A_HSSL_STATUS_EYE_OPENING_1	Serial link status	Refer to Table 58
0x0103	R	-	A_HSSL_STATUS_EYE_OPENING_2	Serial link status	Refer to Table 59
0x0104	R	-	A_HSSL_STATUS_EYE_OPENING_3	Serial link status	Refer to Table 60
0x0105	R	-	A_HSSL_STATUS_EYE_OPENING_4	Serial link status	Refer to Table 61
0x0106	R	-	B_HSSL_STATUS_EYE_DRIFT_1	Serial link status	Refer to Table 62
0x0107	R	-	B_HSSL_STATUS_EYE_DRIFT_2	Serial link status	Refer to Table 63
0x0108	R	-	B_HSSL_STATUS_EYE_OPENING_1	Serial link status	Refer to Table 64
0x0109	R	-	B_HSSL_STATUS_EYE_OPENING_2	Serial link status	Refer to Table 65
0x010A	R	-	B_HSSL_STATUS_EYE_OPENING_3	Serial link status	Refer to Table 66
0x010B	R	-	B_HSSL_STATUS_EYE_OPENING_4	Serial link status	Refer to Table 67
0x0201	RW	0	A_ASINC_GAIN	Anti-Sinc compensation	Refer to Table 68
0x0202	RW	0	A_GAIN_CAL	Gain adjustment	Refer to Table 70
0x0203	R	-	A_ASINC_OVERFLOW	Anti-Sinc filter overflow	Refer to Table 72
0x0204	W	-	A_ASINC_OVERFLOW_CLEAR	Anti-Sinc filter overflow	Refer to Table 74
0x0205	RW	0080	A_ASINC_COEFF_1	Anti-sinc coefficient	Refer to Table 76
0x0206	RW	0	A_ASINC_COEFF_2	Anti-sinc coefficient	Refer to Table 77
0x0210	R	-	A_DUC_OVERFLOW	Digital Up Converter overflow	Refer to Table 80
0x0211	W	-	A_DUC_INTERPOL1_OVER_CLEAR	Overflow clear	Refer to Table 82
0x0213	W	-	A_DUC_INTERPOL2_OVER_CLEAR	Overflow clear	Refer to Table 84
0x0215	W	-	A_DUC_INTERPOL3_OVER_CLEAR	Overflow clear	Refer to Table 86
0x0217	W	-	A_DUC_INTERPOL4_OVER_CLEAR	Overflow clear	Refer to Table 88

EV12DD700

Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x0219	W	-	A_DUC_MIXER_OVER_CLEAR	Overflow clear	Refer to Table 90
0x021B	W	-	A_DUC_FDELAY_OVER_CLEAR	Overflow clear	Refer to Table 92
0x0220	RW	0	A_DUC_IIR_ROUNDING_ENA	Improve NCO rounding noise	Refer to Table 94
0x0230	RW	0	A_CHIRP_MIN_FREQ_LSB	DDS chirp mode	Refer to Table 96
0x0231	RW	0	A_CHIRP_MIN_FREQ_MSB	DDS chirp mode	Refer to Table 97
0x0232	RW	0	A_CHIRP_MAX_FREQ_LSB	DDS chirp mode	Refer to Table 98
0x0233	RW	0	A_CHIRP_MAX_FREQ_MSB	DDS chirp mode	Refer to Table 99
0x0234	RW	0	A_CHIRP_STEP_FREQ_LSB	DDS chirp mode	Refer to Table 100
0x0235	RW	0	A_CHIRP_STEP_FREQ_MSB	DDS chirp mode	Refer to Table 101
0x0237	RW	1	A_CHIRP_REPEAT	DDS chirp mode	Refer to Table 102
0x0238	RW	1	A_CHIRP_RESET_TO_ZERO	DDS chirp mode	Refer to Table 103
0x0241	RW	0	A_NCO_LSB	NCO	Refer to Table 112
0x0242	RW	0	A_NCO_MSB	NCO	Refer to Table 113
0x0243	RW	1	A_FH_CLEAR_PHASE	FREQUENCY HOPPING	Refer to Table 116
0x0244	RW	0	A_FH_ROT_MIXER	FREQUENCY HOPPING	Refer to Table 117
0x0245	RW	0	A_PHASE_OFFSET_LSB	FREQUENCY HOPPING	Refer to Table 118
0x0246	RW	0	A_PHASE_OFFSET_MSB	FREQUENCY HOPPING	Refer to Table 119
0x0250	RW	0	A_DDS_AMPLITUDE	DDS chirp mode	Refer to Table 124
0x0260	RW	1	A_BH_CLEAR_PHASE	BEAM FORMING	Refer to Table 126
0x0261	RW	0	A_BH_GAIN_ZONE1	BEAM FORMING	Refer to Table 127
0x0262	RW	8	A_BH_DELAY_COARSE_ZONE1	BEAM FORMING	Refer to Table 128
0x0263	RW	0	A_BH_DELAY_FINE_ZONE1	BEAM FORMING	Refer to Table 129
0x0264	RW	0	A_BH_GAIN_ZONE2	BEAM HOPPING	Refer to Table 130
0x0265	RW	8	A_BH_DELAY_COARSE_ZONE2	BEAM HOPPING	Refer to Table 131
0x0266	RW	0	A_BH_DELAY_FINE_ZONE2	BEAM HOPPING	Refer to Table 132
0x0267	RW	0	A_BH_GAIN_ZONE3	BEAM HOPPING	Refer to Table 133
0x0268	RW	8	A_BH_DELAY_COARSE_ZONE3	BEAM HOPPING	Refer to Table 134
0x0269	RW	0	A_BH_DELAY_FINE_ZONE3	BEAM HOPPING	Refer to Table 135
0x026A	RW	0	A_BH_GAIN_ZONE4	BEAM HOPPING	Refer to Table 136
0x026B	RW	8	A_BH_DELAY_COARSE_ZONE4	BEAM HOPPING	Refer to Table 137

Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x026C	RW	0	A_BH_DELAY_FINE_ZONE4	BEAM HOPPING	Refer to Table 138
0x0280	RW	0AFF	A_HSSL_POL	HSSL polarity on Core A	Refer to Table 152
0x0301	RW	0	B_ASINC_GAIN	Anti-Sinc compensation	Refer to Table 69
0x0302	RW	0	B_GAIN_CAL	Gain adjustment	Refer to Table 71
0x0303	R	-	B_ASINC_OVERFLOW	Anti-Sinc filter overflow	Refer to Table 73
0x0304	W	-	B_ASINC_OVERFLOW_CLEAR	Anti-Sinc filter overflow	Refer to Table 75
0x0305	RW	0080	B_ASINC_COEFF_1	Anti-sinc coefficient	Refer to Table 78
0x0306	RW	0	B_ASINC_COEFF_2	Anti-sinc coefficient	Refer to Table 79
0x0310	R	-	B_DUC_OVERFLOW	Digital Up Converter overflow	Refer to Table 81
0x0311	W	-	B_DUC_INTERPOL1_OVER_CLEAR	Overflow clear	Refer to Table 83
0x0313	W	-	B_DUC_INTERPOL2_OVER_CLEAR	Overflow clear	Refer to Table 85
0x0315	W	-	B_DUC_INTERPOL3_OVER_CLEAR	Overflow clear	Refer to Table 87
0x0317	W	-	B_DUC_INTERPOL4_OVER_CLEAR	Overflow clear	Refer to Table 89
0x0319	W	-	B_DUC_MIXER_OVER_CLEAR	Overflow clear	Refer to Table 91
0x031B	W	-	B_DUC_FDELAY_OVER_CLEAR	Overflow clear	Refer to Table 93
0x0320	RW	0	B_DUC_IIR_ROUNDING_ENA	DDS chirp mode	Refer to Table 95
0x0330	RW	0	B_CHIRP_MIN_FREQ_LSB	DDS chirp mode	Refer to Table 104
0x0331	RW	0	B_CHIRP_MIN_FREQ_MSB	DDS chirp mode	Refer to Table 105
0x0332	RW	0	B_CHIRP_MAX_FREQ_LSB	DDS chirp mode	Refer to Table 106
0x0333	RW	0	B_CHIRP_MAX_FREQ_MSB	DDS chirp mode	Refer to Table 107
0x0334	RW	0	B_CHIRP_STEP_FREQ_LSB	DDS chirp mode	Refer to Table 108
0x0335	RW	0	B_CHIRP_STEP_FREQ_MSB	DDS chirp mode	Refer to Table 109
0x0337	RW	1	B_CHIRP_REPEAT	DDS chirp mode	Refer to Table 110
0x0338	RW	1	B_CHIRP_RESET_TO_ZERO	DDS chirp mode	Refer to Table 111
0x0341	RW	0	B_NCO_LSB	NCO	Refer to Table 114
0x0342	RW	0	B_NCO_MSB	NCO	Refer to Table 115
0x0343	RW	1	B_FH_CLEAR_PHASE	FREQUENCY HOPPING	Refer to Table 120
0x0344	RW	0	B_FH_ROT_MIXER	FREQUENCY HOPPING	Refer to Table 121
0x0345	RW	0	B_PHASE_OFFSET_LSB	FREQUENCY HOPPING	Refer to Table 122
0x0346	RW	0	B_PHASE_OFFSET_MSB	FREQUENCY HOPPING	Refer to Table 123

Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x0350	RW	0	B_DDS_AMPLITUDE	DDS chirp mode	Refer to Table 125
0x0360	RW	1	B_BH_CLEAR_PHASE	BEAM FORMING	Refer to Table 139
0x0361	RW	0	B_BH_GAIN_ZONE1	BEAM FORMING	Refer to Table 140
0x0362	RW	8	B_BH_DELAY_COARSE_ZONE1	BEAM FORMING	Refer to Table 141
0x0363	RW	0	B_BH_DELAY_FINE_ZONE1	BEAM FORMING	Refer to Table 142
0x0364	RW	0	B_BH_GAIN_ZONE2	BEAM HOPPING	Refer to Table 143
0x0365	RW	8	B_BH_DELAY_COARSE_ZONE2	BEAM HOPPING	Refer to Table 144
0x0366	RW	0	B_BH_DELAY_FINE_ZONE2	BEAM HOPPING	Refer to Table 145
0x0367	RW	0	B_BH_GAIN_ZONE3	BEAM HOPPING	Refer to Table 146
0x0368	RW	8	B_BH_DELAY_COARSE_ZONE3	BEAM HOPPING	Refer to Table 147
0x0369	RW	0	B_BH_DELAY_FINE_ZONE3	BEAM HOPPING	Refer to Table 148
0x036A	RW	0	B_BH_GAIN_ZONE4	BEAM HOPPING	Refer to Table 149
0x036B	RW	8	B_BH_DELAY_COARSE_ZONE4	BEAM HOPPING	Refer to Table 150
0x036C	RW	0	B_BH_DELAY_FINE_ZONE4	BEAM HOPPING	Refer to Table 151
0x0380	RW	0AFF	B_HSSL_POL	HSSL polarity on Core B	Refer to Table 153
0x0400	RW	0	PLUS10_PERCENT_DAC_CORE	+10% on DAC Gain	Refer to Table 154
0x0500	R	-	SYNC_FLAG	SYNC forbidden area detection	Refer to Table 155
0x0501	RW	0	SYNC_FLAG_RST	Reset of SYNC_FLAG	Refer to Table 156
0x0502	RW	0	SYNC_CFG	SYNC programmable shift	Refer to Table 157
0x0503	RW	0	SHIFT_BUFFER	Multi-DAC synchronization	Refer to Table 158
0x0504	RW	0	BUFFER_CFG	Multi-DAC synchronization	Refer to Table 159
0x0505	RW	4343	MAX_LATENCY_FIRST_DATA	Multi-DAC synchronization	Refer to Table 160
0x0506	R	-	LATENCY_FIRST_DATA	Multi-DAC synchronization	Refer to Table 161
0x0507	R	-	SYNC_BUFFER_OVERFLOW	Multi-DAC synchronization	Refer to Table 162
0x0610	R	-	A_ESISTREAM_FLASH_STATUS	ESISTREAM status	Refer to Table 163
0x0611	R	-	A_ESISTREAM_PRBS_STATUS	ESISTREAM status	Refer to Table 164
0x0612	R	-	B_ESISTREAM_FLASH_STATUS	ESISTREAM status	Refer to Table 165

Address	Туре	Default Value (Hex)	Register name	Short description	Section
0x0613	R	-	B_ESISTREAM_PRBS_STATUS	ESISTREAM status	Refer to Table 166

12.3 Register details

R = Read only register

RW = Read/Write register

W = Write only register

A writing in this address causes an event. The Event is described in the register description.

The value of writing can be either 0 or 1. It is recommended to write a 0 value.

The value of reading must be ignored.

Address are in hexadecimal

Table 27. CHIP_ID @0x0001

Bit	Field	Туре	Default value	Core	Description
15:0	CHIP_ID	R	N/A	N/A	Chip id

Table 28. SERIAL_NUMBER @0x0002

Bit	Field	Туре	Default value	Core	Description
15:0	SERIAL_NUMBER	R	N/A	N/A	Serial number

Table 29. OTP_LOADING @0x0003

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	OTP_LOADING	W	N/A	N/A	A writing in this address causes the OTP loading

Table 30. OTP_STATUS @0x0004

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	OTP_PARITY				1: OTP parity ok 0: OTP parity failed
0	OTP_READY	R	N/A	N/A	 OTP ready, OTP are ready 200 μs maximum after the end of reset OTP not ready

Table 31. EXTRA_SEE_PROTECT @0x0005

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	EXTRA_SEE_PROTECT	RW	0	AB	1: additional SEE protections (optional) 0: major protections are available (default) WARNING: when EXTRA_SEE_PROTECT = 1, the SYNC signal has no effect

Table 32. SSO_CFG @0x0006

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3	SSO_ENA		0		1: clock SSO enable 0: clock SSO disable (default)
2	SSO_FULL_SWING		0		1: full swing for SSO clock 0: reduce swing for SSO clock
1:0	SSO_RATIO	RW	0	AB	Ratio "frequency external clock" / "frequency SSO clock" in NRZ and RF mode 11: 4 10: 8 01: 16 00: 32 (default) Ratio "frequency external clock" / "frequency SSO clock in 2RF mode 11: 8 10: 16 01: 32 00: 64 (default)

Table 33. CLKOUT_SWING @0x0007

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	CLKOUT_ENA	DW/	0	NI/A	0: CLKOUT disabled (default) 1: CLKOUT enabled
0	CLKOUT _FULL_SWING	RVV	0	IN/A	0: CLKOUT reduced swing (default) 1: CLKOUT full swing

Table 34. SYNCOUT_CFG @0x0008

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	SYNCO_ENA	DW/	0	0: SYNCOUT disabled (default) 1: SYNCOUT enabled	
0	SYNCO_FULL_SWING		0	IN/A	0: SYNCOUT reduced swing (default) 1: SYNCOUT full swing

Table 35. INTERPOL_MODE @0x0009

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
3:2	B_INTERPOL_MODE		0	В	For core B only: 00 no interpolation 01: interpolation by 4 10: interpolation by 8 11: interpolation by 16
1:0	A_INTERPOL_MODE		0	A	For core A only: 00: no interpolation 01: interpolation by 4 10: interpolation by 8 11: interpolation by 16

Note:

For interpolation by 4, 8 serial links are used per core For interpolation by 8, 4 serial links are used per core For interpolation by 16, 2 serial links are used per core

For interpolation by 4 or by 8 or by 16, the serial link number 0 is activated or not with the register @FH_HSSL0_ENA Serial link number 0 is disabled by default

Without interpolation, 16 serial links are used per core

Table 36. ESISTREAM_CFG @0x000B

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
3	ESI_PARITY_ENA		0		1: Parity enable (*) 0: Parity disable (default value)
2	ESI_PRBS_ENA		1	AB	1: PRBS enable (default value) 0: PRBS disable
1	ESI_DC_ENA	RW	1		1: DC balance enable (default value) 0: DC balance disable
0	ESI_LSB_FIRST		1		The first bit transmitted of the ESISTREAM frame: 1: LSB first (default value) 0: MSB first

Note (*): The parity bit is on the 13th position in the ESistream frame (CB2 bit) Refer to section 10.2 for bit parity position

Table 37. TEST_MODE_CFG @0x000C

Bit	Field	Туре	Default value	Core	Description
15:4	TEST_MODE_CST_VALUE		0		Constant value
3	FLASH_PATTERN_CFG		0	AB	Flash Pattern Configuration, the following pattern is repeated in a loop at DAC output 1: 14 minimum samples + 2 maximum samples 0: 15 minimum samples + 1 maximum sample (default)
2:0	TEST_MODE		0		111: constant value 110: flash pattern 101: ramp mode 100: 128 multi tones pattern 000: test mode disable (default value)

Table 38. BEAM_ENA @0x000D

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	BEAM_ENA	RW	0	AB	111: BeamHopping enable with 4 zones 110: BeamHopping enable with 3 zones 101: BeamHopping enable with 2 zones 100: BeamForming enable (with 1 zone) 000: BeamForming disable (default value)

Table 39. DDS_ENA @0x000E

Bit	Field	Туре	Default value	Core	Description
15:6					Reserved
5	B_CHIRP_RUN		0		CHIRP run on core B 1: CHIRP run enable 0: CHIRP run disable (default value)
4	B_CHIRP_ENA		0	В	CHIRP enable on core B 1: CHIRP enable 0: CHIRP disable (default value)
3	B_DDS_ENA		0		Direct Digital Synthesizer enable (sinus generator) on core B 1: DDS enable 0: DDS disable (default value)
2	A_CHIRP_RUN	KW	0		CHIRP run on core A 1: CHIRP run enable 0: CHIRP run disable (default value)
1	A_CHIRP_ENA		0	A	CHIRP enable on core A 1: CHIRP enable 0: CHIRP disable (default value)
0	A_DDS_ENA		0		Direct Digital Synthesizer enable (sinus generator) on core A 1: DDS enable 0: DDS disable (default value)

Table 40. TRIGGER_ENA @0x000F

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	B_TRIG_FH_DDS	RW	0	В	The TRIGGER is enabled for Frequency Hopping or DDS mode (core B)
0	A_TRIG_FH_DDS			А	The TRIGGER is enable for Frequency Hopping or DDS mode (core A)

Table 41. FH_HSSL0_ENA @0x0010

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	FH_HSSL0_ENA	RW	0	AB	Serial link number 0 enable for Frequency Hopping 1: NCO programming by serial link number 0 0: NCO programming by SPI (default)

Table 42. OUTPUT_CFG @0x0011

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2	2RF_ENA		0	AB	2RF mode 1: 2RF for core A and B, bit[1:0] are no more taken into account. 0: 2RF disable bit[1:0] are taken into account (default)
1	B_NRZ_RF_ENA	RW	0	В	NRZ mode enable or RF mode enable (core B). 1: RF 0: NRZ (default)
0	A_NRZ_RF_ENA		0	A	NRZ mode enable or RF mode enable (core A). 1: RF 0: NRZ (default)

Example:

1xx: 2RF mode for core A and B (external clock = 24 GHz maximum)

011: RF mode for core A and B

010: NRZ mode core A and RF mode for core B

001: RF mode core A and NRZ mode for core B

000: NRZ mode for core A and B

Table 43. ASINC_ENA @0x0012

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	B_ASINC_ENA	DW/	0	В	Anti-Sinc Enable (core B) 1: Anti Sinc function enable 0: Anti Sinc function disable (default)
0	A_ASINC_ENA	r vv	0	A	Anti-Sinc Enable (core A) 1: Anti Sinc function enable 0: Anti Sinc function disable (default)

Table 44. DUAL_CORE_ENA @0x0014

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	DUAL_CORE_ENA	RW	1	AB	 The first data of ESIstream protocol core A and core B will be available at the output of the DAC at the same time. (default value) The first data of ESIstream protocol can start at any time for core A or B. In other words the 16 HSSLs core A and the 16 HSSLs core B are independents.

Note:

If @DUAL_CORE_ENA = 1, it is mandatory to start the 32 HSSLs (or ESIstream protocol) in the same timing window. For a serial link data rate of 12 Gbps:

If the 32 HSSLs are all the same length, the timing window is 3.3 ns

If the 32 HSSLs have 10 cm difference between the shortest and the longest wire, the timing window is 2.7 ns

If @DUAL_CORE_ENA = 0, it is mandatory to start the 16 HSSLs core A (or ESIstream protocol) in the same timing window and the 16 HSSLs core B in another timing window.

For a serial link data rate of 12 Gbps:

If the 16 HSSLs core A are all the same length, the timing window core A is 3.3 ns

If the 16 HSSLs core B are all the same length, the timing window core B is 3.3 ns

If the 16 HSSLs core A have 10 cm difference between the shortest and the longest wire, the timing window core A is 2.7 ns If the 16 HSSLs core A have 10 cm difference between the shortest and the longest wire, the timing window core B is 2.7 ns

Table 45. DATA_SIGNED_ENA @0x0015

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	B_DATA_SIGNED_ENA	514	0	В	The data used in the ESIstream frame is in format (core B): 1: signed 0: unsigned (default)
0	A_DATA_SIGNED_ENA	RW	0	A	The data used in the ESIstream frame is in format (core A): 1: signed 0: unsigned (default)

The DATA_SIGNED_ENA register is available only for mode with no interpolation (INTERPOL_MODE=0). With interpolation by 4, DATA_SIGNED_ENA register has no effect.

Table 46. TRIG FH CHIRP @0x00	17
-------------------------------	----

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	TRIG_FH_CHIRP	W	N/A	AB	Trigger for Frequency Hopping or DDS/CHIRP mode for core A and B. A writing in this address causes a TRIGGER.

Table 47. A_TRIG_FH_CHIRP @0x0018

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_TRIG_FH_CHIRP	W	N/A	A	Trigger for Frequency Hopping or DDS/CHIRP and for core A only. A writing in this address causes a TRIGGER.

Table 48. B_TRIG_FH_CHIRP @0x0019

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_TRIG_FH_CHIRP	W	N/A	В	Trigger for Frequency Hopping or DDS/CHIRP and for core B only. A writing in this address causes a TRIGGER.

Table 49. TRIG_BH @0x001A

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	TRIG_BH	W	N/A	AB	Trigger for Beam Hopping/forming mode for core A and B A writing in this address causes a TRIGGER.

Table 50. A_TRIG_BH @0x001B

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_TRIG_BH	W	N/A	А	Trigger for Beam Hopping/forming mode for core A only A writing in this address causes a TRIGGER.

Table 51. B_TRIG_BH @0x001C

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_TRIG_BH	W	N/A	В	Trigger for Beam Hopping/forming mode for core B only A writing in this address causes a TRIGGER.

Table 52. A_HSSL_POWER_ON @0x0020

Bit	Field	Туре	Default value	Core	Description
15:0	A_HSSL_POWER_ON	RW	0x FFFF	A	Bit[15] = power ON serial link number 15 Bit[2] = power ON serial link number 2 Bit[1] = power ON serial link number 1 Bit[0] = power ON serial link number 0 Bit[n]=0: serial link number n is powered OFF Bit[n]=1: serial link number n is powered ON By default all serial link are powered ON

Table 53. B_HSSL_POWER_ON @0x0021

Bit	Field	Туре	Default value	Core	Description
15:0	B_HSSL_POWER_ON	RW	0x FFFF	В	Bit[15] = power ON serial link number 15 Bit[2] = power ON serial link number 2 Bit[1] = power ON serial link number 1 Bit[0] = power ON serial link number 0 Bit[n]=0: serial link number n is powered OFF Bit[n]=1: serial link number n is powered ON By default all serial links are powered ON

Table 54. POWER_ISOLATION @0x0023

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	POWER_ISOLATION	RW	1	N/A	1: core A is power ON, no power isolation is needed 0: core A is power OFF, enable the power isolation between core A and B.

Table 55. DUC_LOAD_NCO @0x0025

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	DUC_LOAD_NCO	RW	0	AB	000 : NCO is not taken into account (default value) 111 : NCO is taken into account by digital Must be set to "111" after NCO parameters update and before the SYNC signal. This SPI instruction is mandatory

Procedure to load NCO parameters before SYNC signal:

RESET	
WRITE @A_NCO_MSB	0x
WRITE @A_NCO_LSB	0x
WRITE @B_NCO_MSB	0x
WRITE @B_NCO_LSB	0x
WRITE @DUC_LOAD_NCO	0x 0007
SYNC	

Table 56. A_HSSL_STATUS_EYE_DRIFT_1 @0x0100

Bit	Field	Туре	Default value	Core	Description							
15:14	A_HSSL7_STATUS_EYE_DRIFT											
13:12	A_HSSL6_STATUS_EYE_DRIFT				This is a warning when the serial link eye has drifted and							
11:10	A_HSSL5_STATUS_EYE_DRIFT			•	reached the limit of reception. The drift can be due to a							
9:8	A_HSSL4_STATUS_EYE_DRIFT	Б	NI/A									
7:6	A_HSSL3_STATUS_EYE_DRIFT	ĸ	N/A	N/A	IN/A	11/7		11/7	А	7	~	11: warning, eye has reached the sampling limit
5:4	A_HSSL2_STATUS_EYE_DRIFT				10 or 10 : warning, eye is near the sampling limit							
3:2	A_HSSL1_STATUS_EYE_DRIFT				00: status OK							
1:0	A_HSSL0_STATUS_EYE_DRIFT											

Table 57. A_HSSL_STATUS_EYE_DRIFT_2 @0x0101

Bit	Filed	Туре	Default value	Core	Description
15:14	A_HSSL15_STATUS_EYE_DRIFT				
13:12	A_HSSL14_STATUS_EYE_DRIFT	R	N/A		This is a warning when the serial link eye has drifted
11:10	A_HSSL13_STATUS_EYE_DRIFT				and reached the limit of reception. The drift can be
9:8	A_HSSL12_STATUS_EYE_DRIFT				due to a variation of temperature for example.
7:6	A_HSSL11_STATUS_EYE_DRIFT			A	11: warning, eye has reached the sampling limit 10 or 10: warning, eye is near the sampling limit
5:4	A_HSSL10_STATUS_EYE_DRIFT				
3:2	A_HSSL9_STATUS_EYE_DRIFT				00: status OK
1:0	A_HSSL8_STATUS_EYE_DRIFT				

EV12DD700

Table 58. A_HSSL_STATUS_EYE_OPENING_1 @0x0102

Bit	Field	Туре	Default value	Core	Description
15					Reserved
14:12	A_HSSL4_STATUS_EYE_OPENING				
11:9	A_HSSL3_STATUS_EYE_ OPENING				
8:6	A_HSSL2_STATUS_EYE_ OPENING				This is an information about the quality of serial link eye number 0 to 4.
5:3	A_HSSL1_STATUS_EYE_ OPENING				111: eye's search is in progress 100: opening eye is very good
2:0	A_HSSL0_STATUS_EYE_ OPENING	R	N/A	A	011: opening eye is good 010: opening eye is correct 001: opening eye is critical 000: eye's search failed

Table 59. A_HSSL_STATUS_EYE_OPENING_2 @0x0103

Bit	Field	Туре	Default value	Core	Description
15					Reserved
14:12	A_HSSL9_STATUS_EYE_ OPENING				This is an information about the quality of serial link eye
11:9	A_HSSL8_STATUS_EYE_ OPENING				111: eye's search is in progress
8:6	A_HSSL7_STATUS_EYE_ OPENING	R	N/A	А	100: opening eye is very good 011: opening eye is good
5:3	A_HSSL6_STATUS_EYE_ OPENING				010: opening eye is correct 001: opening eye is critical
2:0	A_HSSL5_STATUS_EYE_ OPENING				000: eye's search failed

Table 60. A_HSSL_STATUS_EYE_OPENING_3 @0x0104

Bit	Field	Тур е	Defa ult valu e	Cor e	Description			
15					Reserved			
14:12	A_HSSL14_STATUS_EYE_ OPENING				This is an information about the quality of serial link eye			
11:9	A_HSSL13_STATUS_EYE_ OPENING		R N/A		111: eye's search is in progress			
8:6	A_HSSL12_STATUS_EYE_ OPENING	R		N/A A	R N/A	R N/A	А	А
5:3	A_HSSL11_STATUS_EYE_ OPENING				010: opening eye is correct 001: opening eye is critical			
2:0	A_HSSL10_STATUS_EYE_ OPENING				000: eye's search failed			

Table 61. A_HSSL_STATUS_EYE_OPENING_4 @0x0105

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	A_HSSL15_STATUS_EYE_ OPENING	R	N/A	A	This is an information about the quality of serial link eye number 15. 111: eye's search is in progress 100: opening eye is very good 011: opening eye is good 010: opening eye is correct 001: opening eye is critical 000: eye's search failed

Table 62. B_HSSL_STATUS_EYE_DRIFT_1 @0x0106

Bit	Field	Туре	Default value	Core	Description
15:14	B_HSSL7_STATUS_EYE_DRIFT				
13:12	B_HSSL6_STATUS_EYE_DRIFT		N/A	В	This is a warning when the serial link eye has drifted
11:10	B_HSSL5_STATUS_EYE_DRIFT				and reached the limit of reception. The drift can be due to a variation of temperature for example.
9:8	B_HSSL4_STATUS_EYE_DRIFT	Б			
7:6	B_HSSL3_STATUS_EYE_DRIFT				11: warning, eye has reached the sampling limit
5:4	B_HSSL2_STATUS_EYE_DRIFT				10 or 10 : warning, eye is near the sampling limit
3:2	B_HSSL1_STATUS_EYE_DRIFT]			00: status OK
1:0	B_HSSL0_STATUS_EYE_DRIFT				

Table 63. B_HSSL_STATUS_EYE_DRIFT_2 @0x0107

Bit	Field	Туре	Default value	Core	Description
15:14	B_HSSL15_STATUS_EYE_DRIFT				
13:12	B_HSSL14_STATUS_EYE_DRIFT		N/A		This is a warning when the serial link eye has drifted
11:10	B_HSSL13_STATUS_EYE_DRIFT			В	and reached the limit of reception. The drift can be due to a variation of temperature for example.
9:8	B_HSSL12_STATUS_EYE_DRIFT	Р			
7:6	B_HSSL11_STATUS_EYE_DRIFT	ĸ			11: warning, eye has reached the sampling limit
5:4	B_HSSL10_STATUS_EYE_DRIFT				10 or 10 : warning, eye is near the sampling limit
3:2	B_HSSL9_STATUS_EYE_DRIFT				00: status OK
1:0	B_HSSL8_STATUS_EYE_DRIFT				

Table 64. B_HSSL_STATUS_EYE_OPENING_1 @0x0108

Bit	Field	Туре	Default value	Core	Description
15					Reserved
14:12	B_HSSL4_STATUS_EYE_ OPENING				This is an information about the quality
11:9	B_HSSL3_STATUS_EYE_ OPENING				111: eye's search is in progress
8:6	B_HSSL2_STATUS_EYE_ OPENING	R	N/A	В	100: opening eye is very good 011: opening eye is good 010: opening eye is correct 001: opening eye is critical
5:3	B_HSSL1_STATUS_EYE_OPENING				
2:0	B_HSSL0_STATUS_EYE_OPENING				000: eye's search failed

Table 65. B_HSSL_STATUS_EYE_OPENING_2 @0x0109

Bit	Field	Туре	Default value	Core	Description
15					Reserved
14:12	B_HSSL9_STATUS_EYE_OPENING				This is an information about the quality
11:9	B_HSSL8_STATUS_EYE_OPENING				111: eye's search is in progress
8:6	B_HSSL7_STATUS_EYE_OPENING	R	N/A	В	100: opening eye is very good 011: opening eye is good
5:3	B_HSSL6_STATUS_EYE_OPENING				010: opening eye is correct 001: opening eye is critical
2:0	B_HSSL5_STATUS_EYE_OPENING				000: eye's search failed

Table 66. B_HSSL_STATUS_EYE_OPENING_3 @0x010A

Bit	Field	Туре	Default value	Core	Description
15					Reserved
14:12	B_HSSL14_STATUS_EYE_OPENING				This is an information about the quality
11:9	B_HSSL13_STATUS_EYE_OPENING				111: eye's search is in progress
8:6	B_HSSL12_STATUS_EYE_OPENING	R	N/A	В	100: opening eye is very good 011: opening eye is good
5:3	B_HSSL11_STATUS_EYE_OPENING				010: opening eye is correct 001: opening eye is critical
2:0	B_HSSL10_STATUS_EYE_OPENING				000: eye's search failed

Table 67. B_HSSL_STATUS_EYE_OPENING_4 @0x010B

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	B_HSSL15_STATUS_EYE_OPENING	R	N/A	В	This is an information about the quality of serial link eye number 15. 111: eye's search is in progress 100: opening eye is very good 011: opening eye is good 010: opening eye is correct 001: opening eye is critical 000: eye's search failed

Table 68. A_ASINC_GAIN @0x0201

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_ASINC_GAIN	RW	0	A	11 1111 1111 : gain = $1023 * 2^{-12}$ (gain max)

Table 69. B_ASINC_GAIN @0x0301

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_ASINC_GAIN	RW	0	В	11 1111 1111 : gain = $1023 * 2^{-12}$ (gain max) 00 0000 0010 : gain = $2 * 2^{-12}$ 00 0000 0001 : gain = 2^{-12} (gain step) 00 0000 0000 : gain = 0

Note: example for core B Example for core B

 $GAIN = 1 - B_ASINC_GAIN * 2^{-12}$

if BEAMFORMING is disable

 $GAIN = 1 - B_BH_GAIN_ZONE_1 * 2^{-12}$ if BEAMFORMING is enable

GAIN = $1 - B_BH_GAIN_ZONE_(X) * 2^{-12}$ if BEAMHOPPING is enable, with X =1,2,3,4

Table 70. A_GAIN_CAL @0x0202

Bit	Field	Туре	Default value	Core	Description
15:5					Reserved
4:0	A_ GAIN_CAL	RW OTP	0	A	1 1111 : gain_calibration = 31×2^{-12} 0 0010 : gain_calibration = 2×2^{-12} 0 0001 : gain_calibration = 2^{-12} 0 0000 : gain_calibration = 0

Table 71. B_GAIN_CAL @0x0302

Bit	Field	Туре	Default value	Core	Description
15:5					Reserved
4:0	B_ GAIN_CAL	RW OTP	0	В	1 1111 : gain_calibration = $31 * 2^{-12}$ 0 0010 : gain_calibration = $2 * 2^{-12}$ 0 0001 : gain_calibration = 2^{-12} 0 0000 : gain_calibration = 0

Table 72. A_ASINC_OVERFLOW @0x0203

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_ASINC_OVERFLOW	R	N/A	А	1: filter for anti-sinc are in overflow 0: filter for anti-sinc are in range

Table 73. B_ASINC_OVERFLOW @0x0303

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_ASINC_OVERFLOW	R	N/A	В	1: filter for anti-sinc are in overflow 0: filter for anti-sinc are in range

Table 74. A_ASINC_OVERFLOW_CLEAR @0x0204

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_ASINC_OVERFLOW_CLEAR	W	N/A	A	The action of writing in this register causes the reset of the overflow flag A_ASINC_OVERFLOW

Table 75. B_ASINC_OVERFLOW_CLEAR @0x0304

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_ASINC_OVERFLOW_CLEAR	W	N/A	В	The action of writing in this register causes the reset of the overflow flag B_ASINC_OVERFLOW

Table 76. A_ASINC_COEFF_1 @0x0205

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_ASINC_COEFF_1	RW	0x 080	A	[7:0] bits are fractional 10 1000 0000 = gain of 2.5 value 01 0000 0000 = gain of 1.0 value 00 0000 0000 = gain of 0.0 value See NOTE below

Table 77. A_ASINC_COEFF_2 @0x0206

Bit	Field	Туре	Default value	Core	Description
15:8					Reserved
7:0	A_ASINC_COEFF_2	RW	0	A	[6:0] bits are fractional 1000 0000 = gain of 1.0 value 0000 0000 = gain of 0.0 value (default) See NOTE below

Note: if A_ASINC_COEFF_1= 1.0 and A_ASINC_COEFF_2=0 then the ASINC function is disabled for core A.

Table 78. B_ASINC_COEFF_1 @0x0305

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_ASINC_COEFF_1	RW	0x 080	В	[7:0] bits are fractional 10 1000 0000 = gain of 2.5 value 01 0000 0000 = gain of 1.0 value 00 0000 0000 = gain of 0.0 value See NOTE below

Table 79. B_ASINC_COEFF_2 @0x0306

Bit	Field	Туре	Default value	Core	Description
15:8					Reserved
7:0	B_ASINC_COEFF_2	RW	0	В	[6:0] bits are fractional 1000 0000 = gain of 1.0 value 0000 0000 = gain of 0.0 value See NOTE below

Note: if B_ASINC_COEFF_1= 1.0 and B_ASINC_COEFF_2=0 then the ASINC function is disabled for core B

Table 80. A_DUC_OVERFLOW @0x0210

Bit	Field	Туре	Default value	Core	Description
15:6					Reserved
5	A_DUC_OVER_FDELAY				Digital Up Converter Overflow in the Fractional Delay filter
4	A_DUC_OVER_MIXER				Digital Up Converter Overflow in the Mixer function
3	A_DUC_OVER_INT4				Digital Up Converter Overflow in the interpolation stage 4
2	A_DUC_OVER_INT3	R	N/A	A	Digital Up Converter Overflow in the interpolation stage 3
1	A_DUC_OVER_INT2				Digital Up Converter Overflow in the interpolation stage 2
0	A_DUC_OVER_INT1				Digital Up Converter Overflow in the interpolation stage 1

Table 81. B_DUC_OVERFLOW @0x0310

Bit	Field	Туре	Default value	Core	Description
15:6					Reserved
5	B_DUC_OVER_FDELAY				Digital Up Converter Overflow in the fractional delay filter
4	B_DUC_OVER_MIXER				Digital Up Converter Overflow in the mixer function
3	B_DUC_OVER_INT4	_			Digital Up Converter Overflow in the interpolation stage 4
2	B_DUC_OVER_INT3	к	N/A	В	Digital Up Converter Overflow in the interpolation stage 3
1	B_DUC_OVER_INT2				Digital Up Converter Overflow in the interpolation stage 2
0	B_DUC_OVER_INT1				Digital Up Converter Overflow in the interpolation stage 1

Table 82. A_DUC_OVER_INT1_CLEAR @0x0211

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_INT1_CLEAR	W	N/A	А	A writing in this register causes the reset of A_DUC_OVER_INT1 overflow

Table 83. B_DUC_OVER_INT1_CLEAR @0x0311

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_INT1_CLEAR	w	N/A	В	A writing in this register causes the reset of B_DUC_OVER_INT1 overflow

Table 84. A_DUC_OVER_INT2_CLEAR @0x0213

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_INT2_CLEAR	w	N/A	А	A writing in this register causes the reset of A_DUC_OVER_INT2 overflow

Table 85. B_DUC_OVER_INT2_CLEAR @0x0313

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_INT2_CLEAR	W	N/A	В	A writing in this register causes the reset of B_DUC_OVER_INT2 overflow

Table 86. A_DUC_OVER_INT3_CLEAR @0x0215

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_INT3_CLEAR	W	N/A	А	A writing in this register causes the reset of A_DUC_OVER_INT3 overflow

Table 87. B_DUC_OVER_INT3_CLEAR @0x0315

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_INT3_CLEAR	W	N/A	В	A writing in this register causes the reset of B_DUC_OVER_INT3 overflow

Table 88. A_DUC_OVER_INT4_CLEAR @0x0217

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_INT4_CLEAR	w	N/A	A	A writing in this register causes the reset of A_DUC_OVER_INT4 overflow

Table 89. B_DUC_OVER_INT4_CLEAR @0x0317

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_INT4_CLEAR	W	N/A	В	A writing in this register causes the reset of B_DUC_OVER_INT4 overflow

Table 90. A_DUC_OVER_MIXER_CLEAR @0x0219

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_MIXER_CLEAR	W	N/A	A	A writing in this register causes the reset of A_DUC_OVER_MIXER overflow

Table 91. B_DUC_OVER_ MIXER _CLEAR @0x0319

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_MIXER_CLEAR	W	N/A	В	A writing in this register causes the reset of B_DUC_OVER_MIXER overflow

Table 92. A_DUC_OVER_FDELAY_CLEAR @0x021B

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DUC_OVER_FDELAY_CLEAR	W	N/A	А	A writing in this register causes the reset of A_DUC_OVER_FDELAY overflow

Table 93. B_DUC_OVER_FDELAY_CLEAR @0x031B

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DUC_OVER_FDELAY_CLEAR	W	N/A	В	A writing in this register causes the reset of B_DUC_OVER_FDELAY overflow

Table 94. A_IIR_ROUNDING_ENA @0x0220

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_IIR_ROUDING_ENA	RW	0	A	Enable IIR filter compensation of NCO accumulator quantization error Default OFF, can be enabled if an issue is observed with phase accumulator quantization

Table 95. B_IIR_ROUNDING_ENA @0x0320

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_IIR_ROUDING_ENA	RW	0	В	Enable IIR filter compensation of NCO accumulator quantization error Default OFF, can be enabled if an issue is observed with phase accumulator quantization

Table 96. A_CHIRP_MIN_FREQ_LSB @0x0230

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_MIN_FREQ_LSB	RW	0	A	Starting frequency bit[15:0] for CHIRP mode See NOTE below for more information

Table 97. A_CHIRP_MIN_FREQ_MSB @0x0231

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_MIN_FREQ_MSB	RW	0	A	Starting frequency bit[31:16] for CHIRP mode See NOTE below for more information

Table 98. A_CHIRP_MAX_FREQ_LSB @0x0232

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_MAX_FREQ_LSB	RW	0	А	Stop frequency bit[15:0] for CHIRP mode See NOTE below for more information

Table 99. A_CHIRP_MAX_FREQ_MSB @0x0233

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_MAX_FREQ_MSB	RW	0	A	Stop frequency bit[31:16] for CHIRP mode See NOTE below for more information

Note for MIN and MAX frequency:

Programming example with a 12 GSps sampling rate, the frequency size is 32 bit.

FFFF FFFF = 12.000 GHz 0FFF FFFF = 12000/16 = 750.000 MHz 00FF FFFF = 12000/256 = 46.875 MHz 000F FFFF = 12000/4096 = 2.929 MHz 0001 FFFF = 366.210 KHz 0000 FFFF = 183.105 KHz 0000 0FFF = 11.444 KHz 0000 00FF = 715 Hz 0000 000F = 45 Hz

Table 100. A_CHIRP_STEP_FREQ_LSB @0x0234

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_STEP_FREQ_LSB	RW	0	A	Frequency bit[15:0] step for CHIRP mode See NOTE below for more information

Table 101. A_CHIRP_STEP_FREQ_MSB @0x0235

Bit	Field	Туре	Default value	Core	Description
15:0	A_CHIRP_STEP_FREQ_MSB	RW	0	А	Frequency bit[31:16] step for CHIRP mode See NOTE below for more information

Note:

For a 12GSps sampling rate, the sweep rate is settable from 2.095 GHz/s to $4.5^{*}10^{9}$ GHz/s in steps of 2.095 GHz/s. The highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles (with clock cycle = 1/Fs).

Programming example for frequency step (the frequency step size is 32 bit):

0008 0000 ≥ 10 ⁶ GHz/s	= 1.098 MHz/ns	= 1.464 MHz/sample	= 65.445 MHz/"16 samples"
0000 FFFF =137 295 GHz/s	= 137 295 Hz/ns	= 183 039 Hz/sample	= 2.928 MHz/"16 samples"
0000 000F = 33.520 GHz/s	= 33.520 Hz/ns	= 44.690 Hz/sample	= 715.090 Hz/"16 samples"
0000 0001 = 2.095 GHz/s	= 2.095 Hz/ns	= 2.793 Hz/sample	= 44.693 Hz/"16 samples"

Table 102. A_CHIRP_REPEAT @0x0237

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_CHIRP_REPEAT	RW	1	A	 Automatic repeat another CHIRP after reaching the MAX frequency DC level after reaching the MAX frequency

Table 103. A_CHIRP_RESET_TO_ZERO @0x0238

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_CHIRP_RESET_TO_ZERO	RW	1	A	1: set DC level to zero between successive chirps 0: set DC level between successive chirps

Table 104. B_CHIRP_MIN_FREQ_LSB @0x0330

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_MIN_FREQ_LSB	RW	0	В	Starting frequency bit[15:0] for chirp See NOTE below for more information

Table 105. B_CHIRP_MIN_FREQ_MSB @0x0331

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_MIN_FREQ_MSB	RW	0	В	Starting frequency bit[31:16] for chirp See NOTE below for more information

Table 106. B_CHIRP_MAX_FREQ_LSB @0x0332

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_MAX_FREQ_LSB	RW	0	В	Stop frequency bit[15:0] for chirp See NOTE below for more information

Table 107. B_CHIRP_MAX_FREQ_MSB @0x0333

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_MAX_FREQ_MSB	RW	0	В	Stop frequency bit[31:16] for chirp See NOTE below for more information

Note for MIN and MAX frequency:

Programming example with a 12 GSps sampling rate, the frequency size is 32 bit.

FFFF FFFF = 12.000 GHz 0FFF FFFF = 12000/16 = 750.000 MHz 00FF FFFF = 12000/256 = 46.875 MHz 000F FFFF = 12000/4096 = 2.929 MHz 0001 FFFF = 366.210 KHz 0000 FFFF = 183.105 KHz 0000 0FFF = 11.444 KHz 0000 00FF = 715 Hz 0000 000F = 45 Hz

Table 108. B_CHIRP_STEP_FREQ_LSB @0x0334

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_STEP_FREQ_LSB	RW	0	В	Frequency bit[15:0] step (rate) for chirp See NOTE below for more information

Table 109. B_CHIRP_STEP_FREQ_MSB @0x0335

Bit	Field	Туре	Default value	Core	Description
15:0	B_CHIRP_STEP_FREQ_MSB	RW	0	В	Frequency bit[31:16] step (rate) for chirp See NOTE below for more information
Nata .					

Note:

For a 12GSps sampling rate, the sweep rate is settable from 2.095 GHz/s to $4.5^{*}10^{9}$ GHz/s in steps of 2.095 GHz/s. The highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles (with clock cycle = 1/Fs).

Programming example for frequency step (the frequency step size is 32 bit):

0008 0000 ≥ 10 ⁶ GHz/s	= 1.098 MHz/ns	= 1.464 MHz/sample	= 65.445 MHz/"16 samples"
0000 FFFF =137 295 GHz/s	= 137 295 Hz/ns	= 183 039 Hz/sample	= 2.928 MHz/"16 samples"
0000 000F = 33.520 GHz/s	= 33.520 Hz/ns	= 44.690 Hz/sample	= 715.090 Hz/"16 samples"
0000 0001 = 2.095 GHz/s	= 2.095 Hz/ns	= 2.793 Hz/sample	= 44.693 Hz/"16 samples"

Table 110. B_CHIRP_REPEAT @0x0337

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_CHIRP_REPEAT	RW	1	В	Enable automatic repeat of chirp after reaching stop frequency

Table 111. B_CHIRP_RESET_TO_ZERO @0x0338

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_CHIRP_RESET_TO_ZERO	RW	1	В	Set DC level to zero between successive chirps

Table 112. A_NCO_LSB @0x0241

Bit	Field	Туре	Default value	Core	Description
15:0	A_NCO_LSB	RW	0	А	Frequency bit[15:0] for mixer/DDS

Table 113. A_NCO_MSB @0x0242

Bit	Field	Туре	Default value	Core	Description
15:0	A_NCO_MSB	RW	0	А	Frequency bit[31:16] for mixer/DDS

Table 114. B_NCO_LSB @0x0341

Bit	Field	Туре	Default value	Core	Description
15:0	B_NCO_LSB	RW	0	В	Frequency bit[15:0] for mixer/DDS

Table 115. B_NCO_MSB @0x0342

Bit	Field	Туре	Default value	Core	Description
15:0	B_NCO_MSB	RW	0	В	Frequency bit[31:16] for mixer/DDS

Table 116. A_FH_CLEAR_PHASE @0x0243

Bit	Field	Туре	Defaul t value	Core	Description
15:1					Reserved
0	A_FH_CLEAR_PHASE	RW	1	А	1: mixer phase is reset when hopping. (default) 0: mixer keeps the current phase when hopping.

Table 117. A_FH_ROT_MIXER @0x0244

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	A_FH_ROT_MIXER	RW	0	А	Shift of one of the complex mixer phase

Table 118. A_PHASE_OFFSET_LSB @0x0245

Bit	Field	Туре	Default value	Core	Description
15:0	A_PHASE_OFFSET_LSB	RW	0	А	Optional constant phase offset bit[15:0] to add to mixer.

Table 119. A_ PHASE_OFFSET_MSB @0x0246

Bit	Field	Туре	Default value	Core	Description
15:0	A_PHASE_OFFSET_MSB	RW	0	А	Optional constant phase offset bit[31:16] to add to mixer.

Table 120. B_FH_CLEAR_PHASE @0x0343

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_FH_CLEAR_PHASE	RW	1	В	1: mixer phase is reset when hopping. (default) 0: mixer keeps the current phase when hopping.

Table 121. B_FH_ROT_MIXER @0x0344

Bit	Field	Туре	Default value	Core	Description
15:3					Reserved
2:0	B_FH_ROT_MIXER	RW	0	В	Shift of one of the complex mixer phase

Table 122. B_PHASE_OFFSET_LSB @0x0345

Bit	Field	Туре	Default value	Core	Description
15:0	B_PHASE_OFFSET_LSB	RW	0	В	Optional constant phase offset bit[15:0] to add to mixer.

Table 123. B_PHASE_OFFSET_MSB @0x0346

Bit	Field	Туре	Default value	Core	Description
15:0	B_PHASE_OFFSET_MSB	RW	0	В	Optional constant phase offset bit[31:16] to add to mixer.

Table 124. A_DDS_AMPLITUDE @0x0250

Bit	Field	Туре	Default value	Core	Description
15:14					Reserved
13:0	A_DDS_AMPLITUDE	RW	0	A	Amplitude for DDS

Table 125. B_DDS_AMPLITUDE @0x0350

Bit	Field	Туре	Default value	Core	Description
15:14					Reserved
13:0	B_DDS_AMPLITUDE	RW	0	В	Amplitude for DDS

Table 126. A_BH_CLEAR_PHASE @0x0260

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0		D\//	1	^	1: phase is cleared when we switch to the next zone
0	A_BEAMINOF_CEEAK_FINASE		'	~	Next zone = new gain, new delay

Table 127. A_BH_GAIN_ZONE1 @0x0261

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_BH_GAIN_ZONE1	RW	0	А	Gain for beamforming first zone

Table 128. A_BH_DELAY_COARSE_ZONE1 @0x0262

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	A_BH_DELAY_COARSE_ZONE1	RW	0x 8	А	Coarse delay for beamforming first zone

Table 129. A_BH_DELAY_FINE_ZONE1 @0x0263

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	A_BH_DELAY_FINE_ZONE1	RW	0	А	Fine delay for beamforming first zone

Table 130. A_BH_GAIN_ZONE2 @0x0264

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_BH_GAIN_ZONE2	RW	0	А	Gain for beamforming second zone

Table 131. A_BH_DELAY_COARSE_ZONE2 @0x0265

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	A_BH_DELAY_COARSE_ZONE2	RW	0x 8	A	Coarse delay for beamforming second zone

Table 132. A_BH_DELAY_FINE_ZONE2 @0x0266

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	A_BH_DELAY_FINE_ZONE2	RW	0	А	Fine delay for beamforming second zone

Table 133. A_BH_GAIN_ZONE3 @0x0267

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_BH_GAIN_ZONE3	RW	0	А	Gain for beamforming third zone

Table 134. A_BH_DELAY_COARSE_ZONE3 @0x0268

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	A_BH_DELAY_COARSE_ZONE3	RW	0x 8	Α	Coarse delay for beamforming third zone

Table 135. A_BH_DELAY_FINE_ZONE3 @0x0269

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	A_BH_DELAY_FINE_ZONE3	RW	0	А	Fine delay for beamforming third zone

Table 136. A_BH_GAIN_ZONE4 @0x026A

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	A_BH_GAIN_ZONE4	RW	0	А	Gain for beamforming fourth zone

Table 137. A_BH_DELAY_COARSE_ZONE4 @0x026B

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	A_BH_DELAY_COARSE_ZONE4	RW	0x 8	А	Coarse delay for beamforming fourth zone

Table 138. A_BH_DELAY_FINE_ZONE4 @0x026C

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	A_BH_DELAY_FINE_ZONE4	RW	0	А	Fine delay for beamforming fourth zone

Table 139. B_BH_CLEAR_PHASE @0x0360

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_BEAMHOP_CLEAR_PHASE	RW	0	В	 phase is cleared when switching to the next zone phase is not cleared when switching to next zone Next zone = new gain, new delay

Table 140. B_BH_GAIN_ZONE1 @0x0361

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_BH_GAIN_ZONE1	RW	0	В	Gain for beamforming first zone

Table 141. B_BH_DELAY_COARSE_ZONE1 @0x0362

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	B_BH_DELAY_COARSE_ZONE1	RW	0x 8	В	Coarse delay for beamforming first zone

Table 142. B_BH_DELAY_FINE_ZONE1 @0x0363

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	B_BH_DELAY_FINE_ZONE1	RW	0	В	Fine delay for beamforming first zone

Table 143. B_BH_GAIN_ZONE2 @0x0364

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_BH_GAIN_ZONE2	RW	0	В	gain for beamforming second zone

Table 144. B_BH_DELAY_COARSE_ZONE2 @0x0365

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	B_BH_DELAY_COARSE_ZONE2	RW	0x 8	В	Coarse delay for beamforming second zone

Table 145. B_BH_DELAY_FINE_ZONE2 @0x0366

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	B_BH_DELAY_FINE_ZONE2	RW	0	В	Fine delay for beamforming second zone

Table 146. B_BH_GAIN_ZONE3 @0x0367

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_BH_GAIN_ZONE3	RW	0	В	Gain for beamforming third zone

Table 147. B_BH_DELAY_COARSE_ZONE3 @0x0368

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	B_BH_DELAY_COARSE_ZONE3	RW	0x 8	В	Coarse delay for beamforming third zone

Table 148. B_BH_DELAY_FINE_ZONE3 @0x0369

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	B_BH_DELAY_FINE_ZONE3	RW	0	В	Fine delay for beamforming third zone

Table 149. B_BH_GAIN_ZONE4 @0x036A

Bit	Field	Туре	Default value	Core	Description
15:10					Reserved
9:0	B_BH_GAIN_ZONE4	RW	0	В	Gain for beamforming fourth zone

Table 150. B_BH_DELAY_COARSE_ZONE4 @0x036B

Bit	Field	Туре	Default value	Core	Description
15:4					Reserved
3:0	B_BH_DELAY_COARSE_ZONE4	RW	0x 8	В	Coarse delay for beamforming fourth zone

Table 151. B_BH_DELAY_FINE_ZONE4 @0x036C

Bit	Field	Туре	Default value	Core	Description
15:7					Reserved
6:0	B_BH_DELAY_FINE_ZONE4	RW	0	В	Fine delay for beamforming fourth zone

Table 152. A_HSSL_POL @0x0280

Bit	Field	Туре	Default value	Core	Description
15			0		Inversion of pin N&P of Serial Link 15
14			0		Inversion of pin N&P of Serial Link 14
13			0		Inversion of pin N&P of Serial Link 13
12			0		Inversion of pin N&P of Serial Link 12
11			1		Inversion of pin N&P of Serial Link 11
10			0		Inversion of pin N&P of Serial Link 10
9		RW	1		Inversion of pin N&P of Serial Link 9
8			0	<u>,</u>	Inversion of pin N&P of Serial Link 8
7	A_HSSL_POL		1	A	Inversion of pin N&P of Serial Link 7
6			1		Inversion of pin N&P of Serial Link 6
5			1		Inversion of pin N&P of Serial Link 5
4			1		Inversion of pin N&P of Serial Link 4
3			1		Inversion of pin N&P of Serial Link 3
2	-		1		Inversion of pin N&P of Serial Link 2
1			1		Inversion of pin N&P of Serial Link 1
0]		1		Inversion of pin N&P of Serial Link 0

Table 153. B_HSSL_POL @0x0380

Bit	Field	Туре	Default value	Core	Description
15			0		Inversion of pin N&P of Serial Link 15
14			0		Inversion of pin N&P of Serial Link 14
13			0		Inversion of pin N&P of Serial Link 13
12			0		Inversion of pin N&P of Serial Link 12
11			1		Inversion of pin N&P of Serial Link 11
10			0		Inversion of pin N&P of Serial Link 10
9		DW	1		Inversion of pin N&P of Serial Link 9
8			0		Inversion of pin N&P of Serial Link 8
7	B_H33L_POL	KVV	1	В	Inversion of pin N&P of Serial Link 7
6			1		Inversion of pin N&P of Serial Link 6
5			1		Inversion of pin N&P of Serial Link 5
4			1		Inversion of pin N&P of Serial Link 4
3			1		Inversion of pin N&P of Serial Link 3
2	-		1		Inversion of pin N&P of Serial Link 2
1			1		Inversion of pin N&P of Serial Link 1
0			1		Inversion of pin N&P of Serial Link 0

Table 154. PLUS10_PERCENT_DAC_CORE @0x0400

Bit	Field	Туре	Default value	Core	Description
15:2					Reserved
1	B_PLUS10_PERCENT_DAC_CORE	RW	0	В	Enhance B output Gain by 10% 0 if BEAMFORMING/ASINC disable 1 if a gain amplification is needed when using BEAMFORMING / ASINC
0	A_PLUS10_PERCENT_DAC_CORE		0	А	Enhance A output Gain by 10%

Table 155. SYNC_FLAG @0x0500

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	SYNC_FLAG	R	N/A	AB	 SYNC is in the forbidden area, SYNC edge and clock edge are too close no timing violation with SYNC sample

Table 156. SYNC_FLAG_RST @0x0501

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	SYNC_FLAG_RST	W	N/A	AB	Writing in this register resets the SYNC_FLAG

Table 157. SYNC_CFG @0x0502

Bit	Field	Туре	Default value	Core	Description
15:8					Reserved
7:6	COARSE_SYNC_SHIFT		0		External clock cycles added to SYNC: 11: 96 external clock cycles added 10: 64 external clock cycles added 01: 32 external clock cycles added 00: 0 external clock cycles added (default)
5	MEDIUM_SYNC_SHIFT		0		External clock cycles added to SYNC: 1: 16 external clock cycles added 0: 0 external clock cycles added (default)
4	LOW_SYNC_SHIFT		0		External clock cycles added to SYNC: 1: 8 external clock cycles added 0: 0 external clock cycles added (default)
3:1	FINE_SYNC_SHIFT	RW	0	АВ	External clock cycles added to SYNC: 111: 7 external clock cycles added 110: 6 external clock cycles added 101: 5 external clock cycles added 100: 4 external clock cycles added 011: 3 external clock cycles added 010: 2 external clock cycles added 001: 1 external clock cycles added 000: 0 external clock cycles added
0	SYNC_EDGE_SEL		0		SYNC sample edge selection : 1: SYNC sample with falling edge 0: SYNC sample with rising edge (default)

Note: The SYNCO (SYNC output) is not affected by this register

Table 158. SHIFT_BUFFER @0x0503

Bit	Field	Туре	Default value	Core	Description
15:6					Reserved
5:3		DW	0	В	For multi DAC synchronisation 100: data delay by 4*16 external clock cycles 011: data delay by 3*16 external clock cycles 010: data delay by 2*16 external clock cycles 001: data delay by 1*16 external clock cycles 000: no data delay (default)
2:0	SHIFI_BUFFER	RW	0	A	For multi DAC synchronisation 100: data delay by 4*16 external clock cycles 011: data delay by 3*16 external clock cycles 010: data delay by 2*16 external clock cycles 001: data delay by 1*16 external clock cycles 000: no data delay

Table 159. BUFFER_CFG @0x0504

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	BUFFER_CFG	RW	0	AB	0: manual delay, SHIFT_BUFFER is taken into account (default value) 1: Semi-automatic delay, SHIFT_BUFFER is automatically adjusted with the formula: LATENCY_FIRST_DATA + SHIFT_BUFFER = MAX_LATENCY_FIRST_DATA

Table 160. MAX_LATENCY_FIRST_DATA @0x0505

Bit	Field	Туре	Default value	Core	Description
15:8	B_MAX_LATENCY_FIRST_DATA		0x 43	В	For multi DAC synchronisation
7:0	A_MAX_LATENCY_FIRST_DATA	RW	0x 43	А	For multi DAC synchronisation

Table 161. LATENCY_FIRST_DATA @0x0506

Bit	Field	Туре	Default value	Core	Description
15:8	B_LATENCY_FIRST_DATA	R	N/A	В	Counter between SYNC and first data of ESIstream protocol The unit is period of external clock /16
7:0	A_LATENCY_FIRST_DATA			А	Counter between SYNC and first data of ESIstream protocol The unit is period of external clock /16

Table 162. SYNC_BUFFER_OVERFLOW @0x0507

Bit	Field	Туре	Default value	Core	Description
15:2			N/A		Reserved
1	B_SYNC_BUFFER_OVERFLOW	R		В	Data alignment for multi DAC synchronization in order to have a deterministic and fixed latency 1: data buffer OVERFLOW 0: data buffer OK
0	A_SYNC_BUFFER_OVERFLOW			A	Data alignment for multi DAC synchronization in order to have a deterministic and fixed latency 1: data buffer OVERFLOW 0: data buffer OK

Table 163. A_ESISTREAM_FLASH_STATUS @0x0610

Bit	Field	Туре	Default value	Core	Description
15:0	A_ESISTREAM_FLASH_STATUS	R	N/A	A	FLASH STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA bit[15] = flash status for HSSL 15 bit[14] = flash status for HSSL 14 bit[1] = flash status for HSSL 1 bit[0] = flash status for HSSL 0 1: OK, flash pattern was found 0: FAILED, flash pattern was not found and a SYNC must be applied again

Table 164. A_ESISTREAM_PRBS_STATUS @0x0611

Bit	Field	Туре	Default value	Core	Description
15:0	A_ESISTREAM_PRBS_STATUS	R	N/A	A	PRBS STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA bit[15] = PRBS status for HSSL 15 bit[14] = PRBS status for HSSL 14 bit[1] = PRBS status for HSSL 1 bit[0] = PRBS status for HSSL 0 1: OK, 32 PRBS patterns were found and they are correct 0: FAILED, error was detected in the 32 PRBS patterns and a SYNC must be applied again

Table 165. B_ESISTREAM_FLASH_STATUS @0x0612

Bit	Field	Туре	Default value	Core	Description
15:0	B_ESISTREAM_FLASH_STATUS	R	N/A	В	FLASH STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA bit[15] = flash status for HSSL 15 bit[14] = flash status for HSSL 14 bit[1] = flash status for HSSL 1 bit[0] = flash status for HSSL 0 1: OK, flash pattern was found 0: FAILED, flash pattern was not found and a SYNC must be applied again

Table 166. B_ESISTREAM_PRBS_STATUS @0x0613

Bit	Field	Туре	Default value	Core	Description
15:0	B_ESISTREAM_PRBS_STATUS	R	N/A	В	PRBS STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA bit[15] = PRBS status for HSSL 15 bit[14] = PRBS status for HSSL 14 bit[1] = PRBS status for HSSL 1 bit[0] = PRBS status for HSSL 0 1: OK, 32 PRBS patterns were found and they are correct 0: FAILED, error was detected in the 32 PRBS pattern and a SYNC must be applied again

Table 167. A_DDS_RAMP_MODE @0x0617

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	A_DDS_RAMP_MODE		0	A	Replace sinus by a ramp pattern

Table 168. B_DDS_RAMP_MODE @0x061C

Bit	Field	Туре	Default value	Core	Description
15:1					Reserved
0	B_DDS_RAMP_MODE	RVV.	0	В	Replace sinus by a ramp pattern

13. APPLICATION INFORMATION

13.1 Power supplies recommendations & power-up sequence

13.1.1 Power-up sequence

A power-up sequence is mandatory to avoid any over-shoot currents. V_{CCA} has to be powered-up before V_{CCD}.

13.1.2 Bypassing, decoupling and grounding

Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to 22 nF capacitors (value depending of DC/DC regulators).

It is recommended to place 33 decoupling capacitors of 47nF (0402 chip size) on the bottom side of the PCB as described in

Figure 55 and Table 169 to Table 176.



Figure 55: Power Supplies decoupling scheme (view from TOP of board through translucent board)

Table 169. List of recommended neighboring pins for V_{CCA} decoupling

V _{CCA} , AGND)							
Pins (T8-R8) (T10-R10) (T13-	R13) (T15-R15)						
Pins (N11-N10) (N12-N13)							
Table 170.	List of recommended neighboring pins for V _{CCD_3} decoupling						
(Vccd_3, AGND)							
Pins (R11-T11) (R12-T12)							

Table 171. List of recommended neighboring pins for V_{CCD_1A} decoupling

VCCD_1A- DGND

Pins (J7-J8) (K8-K7) (L8-L7) (M8-M7) (N8-N7)

Table 172. List of recommended neighboring pins for V_{CCD_1B} decoupling

VCCD_1B- DGND

Pins (J16-J15) (K15-K16) (L15-L16) (M15-M16) (N15-N16)

Table 173. List of recommended neighboring pins for V_{CCD_2A} decoupling

VCCD_2A- DGND

Pins (H10-H11) (J10-J11) (K10-K11) (L10-L11)

Table 174. List of recommended neighboring pins for V_{CCD_2B} decoupling

V_{CCD_2B}- DGND

Pins (H13-H12) (J13-J12) (K13-K12) (L13-L12)

Table 175. List of recommended neighboring pins for V_{CCIO_A} decoupling

VCCIO_A- GNDIO_A

Pins (G6-F6) (J6-J5) (L6-L5) (P6-P5)

Table 176. List of recommended neighboring pins for V_{CCIO B} decoupling

VCCIO_B- GNDIO_B

Pins (G17-F17) (J17-J18) (L17-L18) (P17-P18)

13.2 Interfaces configurations

13.2.1 DAC analog output

The analog output should be used as a differential signal, as described in the figures below. If the application requires a single-ended analog output, then a balun is necessary to generate a single ended signal from the differential output of the DAC.



Note: 100nf AC coupling capacitors need to be High frequency broadband capacitors.

13.2.2 DAC clock input

The DAC input clock (sampling clock) should be provided as a differential signal as described in the following figures:



Figure 57: Clock input differential termination

Note: the buffer is internally pre-polarized to 2.7V (buffer between V_{CCA} and AGND).


Figure 58: Clock input differential with balun

The AC coupling capacitor should be chosen as broadband capacitors with a value depending on the application.

13.2.3 DAC clock output (CLKout)



If not used CLKout output buffer can be turned OFF and can remain open.

13.2.4 SSO and SYNCO



If not used output buffer needs to be turned OFF.

13.2.5 Input Serial Lanes (HSSLs)



Figure 61: HSSL application scheme

Unused HSSLs must remain open (not connected).

14. ORDERING INFORMATION

Table 177. Ordering information

Part Number	Package	Temperature Range	Screening Level	Comments
EVP12DD700SH	CBGA480 with SAC balls	Ambient	Prototype	Initial prototype part. This early prototype variant may not include the digital features documented herein. Further Part Numbers will be released in future datasheet revisions.
EVP12DD700UH	CBGA480 with Pb90Sn10 balls	Ambient	Prototype	Initial prototype part. Further Part Numbers will be released in future datasheet revisions.
XDCHAIN480-SH	CBGA480 With SAC balls	Ambient	Prototype	Refer to specification SP 31S 217230

IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2vintellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at <u>www.teledyne-e2v.com/about-us/terms-and-conditions/</u>.

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France. Telephone: +33 4 76 58 30 00 e-mail: <u>gre-hotline-bdc@teledyne.com</u> Copyright © 2020, Teledyne e2v Semiconductors SAS