

## Preliminary specification

### OVERVIEW

The EV12DD700 is a Ka-band capable Rad-tolerant Dual current-steering 12-bit Digital-to-Analog converter, with conversion rate up to 12 GSps, synthesizing signals at frequencies over 21GHz without up conversion. This DAC embeds digital features like interpolation, Digital Up Conversion (DUC) and Direct Digital Synthesis (DDS) to reduce input data-rate.

### FEATURES & MAIN CHARACTERISTICS

- Dual 12 bit resolution DAC core
- Conversion rate up to 12 GSps
- -3dB Analog Bandwidth 25 GHz
- Output signal up to 21GHz and more
- On chip 100  $\Omega$  differential termination
- SPI control
- Programmable Gain
- Selectable output modes:
  - Non Return to Zero (NRZ) up to 12 GSps
  - Radio Frequency (RF) up to 12GSps
  - Twice RF (2RF) up to 12 GSps (Fc up to 24 GHz)
- Clock and sync distribution capabilities
- Slow clock for synchronization
- Multi-chip deterministic synchronisation
- Low latency serial link interface with ES1stream protocol, speed up to 12 Gbps
- Bypassable digital interpolation x4, x8 or x16
- Digital Up Conversion (DUC) with 32 bit-NCO
- Frequency hopping
- Digital Direct Synthesis (DDS) with chirp
- Digital Butler Matrix function
- Power consumption 6.0W to 8.9W
- 20x20 mm Hi-TCE package
- Temperature range:  $T_{case} = -55^{\circ}C$  to  $T_j=125^{\circ}C$

### APPLICATIONS

- Radars and jammers
- Instrumentation
- Terrestrial and space telecommunications
- Beamforming
- Software Define Radio
- Direct conversion up to Ka band

### PERFORMANCE

- Output signal up to 21GHz
- $F_s = 12$  GSps  $F_{out}$  up to 3.7 GHz  $P_{out} = 0$  dBFs NRZ
  - SFDR 70 dBc
  - HD2 or HD3 70 dBc
  - NSD -154.8 dBm/Hz
- $F_s = 12$ GSps  $F_{out}$  7.5 GHz  $P_{out} = 0$  dBFs RF
  - SFDR 60 dBc
  - HD2 or HD3 60 dBc
  - NSD -154.8 dBm/Hz
- $F_s = 12$ GSps  $F_{out}$  11.5 GHz  $P_{out} = 0$  dBFs RF
  - SFDR 55 dBc
  - HD2 or HD3 57 dBc
  - NSD -154.8 dBm/Hz
- $F_s = 12$  GSps ( $F_c = 24$  GHz)  $F_{out}$  18.5 GHz  $P_{out} = 0$  dBFs 2RF
  - SFDR 58 dBc
  - HD2 or HD3 58 dBc
  - NSD -154.0 dBm/Hz
- NPR at  $F_s = 12$ GHz over 80% Nyquist zone, at optimum loading factor
  - 1<sup>st</sup> Nyquist 45 dB (NRZ)
  - 2<sup>nd</sup> Nyquist 40 dB (RF)
  - 3<sup>rd</sup> Nyquist 40 dB (2RF,  $F_c=24$ GHz)
  - 4<sup>th</sup> Nyquist 40 dB (2RF,  $F_c=24$ GHz)

## Table of content

|   |           |
|---|-----------|
| <b>1. REVISION HISTORY .....</b>  | <b>3</b>  |
| <b>2. BLOCK DIAGRAM .....</b>   | <b>4</b>  |
| <b>3. DESCRIPTION.....</b>  | <b>5</b>  |
| <b>4. SPECIFICATIONS .....</b>  | <b>6</b>  |
| 4.1 RECOMMENDED CONDITIONS OF USE.....  | 6         |
| 4.2 ELECTRICAL PARAMETERS CHARACTERISTICS FOR SUPPLIES, INPUTS AND OUTPUTS..... | 7         |
| 4.3 CONVERTER CHARACTERISTICS.....  | 12        |
| 4.4 TRANSIENT AND SWITCHING CHARACTERISTICS .....                               | 14        |
| 4.5 DIGITAL OUTPUT CODING .....   | 16        |
| <b>5. PIN CONFIGURATION AND FUNCTIONS DESCRIPTION.....</b>                      | <b>17</b> |
| 5.1 PIN DESCRIPTIONS .....  | 17        |
| 5.2 PINOUT TOP VIEW.....  | 18        |
| 5.3 SKEW ON HSSLs INPUTS .....  | 19        |
| 5.4 PINOUT TABLE .....  | 21        |
| <b>6. DEFINITION OF TERMS.....</b>  | <b>27</b> |
| <b>7. PACKAGE DESCRIPTION .....</b>   | <b>29</b> |
| 7.1 TYPE /OUTLINE .....   | 29        |
| 7.2 MECHANICAL OUTLINE DRAWING .....  | 30        |
| 7.2.1 Mechanical outline drawing with SAC balls .....                           | 30        |
| 7.2.2 Mechanical outline drawing with Pb90Sn10 balls .....                      | 31        |
| 7.3 THERMAL CHARACTERISTICS.....  | 32        |
| <b>8. THEORY OF OPERATION .....</b>   | <b>33</b> |
| <b>9. SERIAL PERIPHERAL INTERFACE (SPI).....</b>                                | <b>35</b> |
| <b>10. ESISTREAM SERIAL DATA INTERFACE.....</b>                                 | <b>36</b> |
| 10.1 SERIAL LINK ANALOG FRONT END .....   | 36        |
| 10.2 SERIAL LINK PROTOCOL.....  | 36        |
| 10.3 SERIAL LINK IMPLEMENTATION .....   | 36        |
| <b>11. MAIN FUNCTIONALITIES.....</b>  | <b>38</b> |
| 11.1 GAIN ADJUSTMENT .....  | 38        |
| 11.2 DAC OUTPUT MODES .....   | 39        |
| 11.2.1 NRZ output mode.....   | 39        |
| 11.2.2 RF output mode .....   | 40        |
| 11.2.3 2RF output mode .....  | 40        |
| 11.3 CLOCK OUT .....  | 41        |
| 11.4 SSO .....  | 41        |
| 11.5 SYNC.....  | 41        |
| 11.6 SYNCO .....  | 41        |
| 11.7 DIE TEMPERATURE MONITORING DIODE .....                                     | 41        |
| 11.8 DIGITAL PROCESSING FUNCTIONS.....  | 43        |
| 11.8.1 Top level description .....  | 43        |
| 11.8.2 Interpolation .....  | 43        |
| 11.8.3 NCO.....   | 48        |
| 11.8.4 CORDIC.....  | 48        |

|            |  |            |
|------------|--|------------|
| 11.8.5     | <i>Sine/Cos Tables</i> .....                                 | 48         |
| 11.8.6     | <i>Phase Truncation</i> .....                                | 49         |
| 11.8.7     | <i>Digital Up Conversion (DUC)</i> .....                     | 49         |
| 11.8.8     | <i>Beamforming and beam-hopping</i> .....                    | 51         |
| 11.8.9     | <i>Digital Direct Synthesis (DDS) &amp; Chirp mode</i> ..... | 56         |
| 11.8.10    | <i>Frequency hopping (with DUC)</i> .....                    | 62         |
| 11.8.11    | <i>SINC compensation</i> .....                               | 68         |
| 11.8.12    | <i>Digital and HSSLs power down</i> .....                    | 69         |
| 11.8.13    | <i>Test mode</i> .....                                       | 70         |
| <b>12.</b> | <b>DETAILED DESCRIPTION OF REGISTERS</b> .....               | <b>71</b>  |
| 12.1       | START-UP SEQUENCE .....                                      | 71         |
| 12.2       | REGISTER SUMMARY .....                                       | 72         |
| 12.3       | REGISTER DETAILS.....  | 79         |
| <b>13.</b> | <b>APPLICATION INFORMATION</b> .....                         | <b>106</b> |
| 13.1       | POWER SUPPLIES RECOMMENDATIONS & POWER-UP SEQUENCE.....      | 106        |
| 13.1.1     | <i>Power-up sequence</i> .....                               | 106        |
| 13.1.2     | <i>Bypassing, decoupling and grounding</i> .....             | 106        |
| 13.2       | INTERFACES CONFIGURATIONS .....                              | 108        |
| 13.2.1     | <i>DAC analog output</i> .....                               | 108        |
| 13.2.2     | <i>DAC clock input</i> .....                                 | 108        |
| 13.2.3     | <i>DAC clock output (CLKout)</i> .....                       | 109        |
| 13.2.4     | <i>SSO and SYNCO</i> .....                                   | 110        |
| 13.2.5     | <i>Input Serial Lanes (HSSLs)</i> .....                      | 110        |
| <b>14.</b> | <b>ORDERING INFORMATION</b> .....                            | <b>111</b> |

## 1. REVISION HISTORY

| Issue | Date           | Comments                                  |
|-------|----------------|---|
| A     | Oct 2019       | Creation from target specification 1188EX |
| A.1   | June 2020      | Removed NDA marking                       |
| A.2   | September 2020 | Add EVP12DD700UH P/N                      |

2. BLOCK DIAGRAM




Figure 1: Simplified Block Diagram using Digital Up Converters and Digital features




Figure 2: Simplified Block Diagram using Real data

### 3. DESCRIPTION

The EV12DD700 has DUAL 12 bit DAC cores, converting at 12 GSps (NRZ and RF modes). Conversion rate is still 12 GSps in 2RF mode using an input clock at 24 GHz. Digital data interface is done through a serial link up to 12Gbps, powered by the ESStream low latency protocol. The DAC embeds digital features like Digital Up Conversion (DUC) with 3 interpolation ratios, Direct Digital Synthesis (DDS), chirp, Beam-Forming, Beam-Hopping and ultra-fast Frequency Hopping. The  $\text{sinc}(x) = \sin(x)/x$  DAC output response can be compensated through the anti Sinc feature (A-SINC).

In addition to classical Non Return to Zero output mode (NRZ), the DAC cores have embedded Radio Frequency (RF) mode and 2RF mode requiring a clock at twice the speed of other modes. Thanks to these output modes, the DAC can directly synthesize frequencies up to 21GHz without the help of any external up converter, enabling very broadband Software Defined Radios with operation from baseband to Ka-band.




Figure 3: Output DAC response at 12GSps in NRZ and RF mode and 2RF mode with 24GHz clock (include the attenuation due to 25GHz output bandwidth, but does not include additional attenuation due to internal parasitics)

The number of serial lanes (16 HSSL per core) can be adjusted depending on the mode and the instantaneous bandwidth to be transmitted. Using interpolation and digital upconversion (DUC) allows reduction of the required data stream at DAC input. When DUC is used the data type needs to be complex. When no DUC is used, all serial lanes are used and the data type is real. This is described in the table hereafter.

In NRZ and RF modes, the Nyquist Zone  $NZ = F_c/2 = F_s/2$  (with  $F_s$  (sampling rate) =  $F_c$  (clock rate) = 12GHz, HSSL speed is 12Gbps)

In 2RF mode, the Nyquist Zone  $NZ = F_c/4 = F_s/2$  (with  $F_s = 12$  GHz and  $F_c = 24$ GHz, HSSL speed is 12Gbps)

Table 1. Impact on serial lanes number depending on interpolation ratio

| Interpolation Ratio | Possible Bandwidth | Number of HSSLs per port | HSSL speed | Data type |
|---------------------|--------------------|--------------------------|------------|-----------|
| x1                  | NZ                 | 16                       | $F_s/2$    | Real      |
| x4                  | $0.85 \cdot NZ/2$  | 8                        | $F_s/2$    | I & Q     |
| x8                  | $0.85 \cdot NZ/4$  | 4                        | $F_s/2$    | I & Q     |
| x16                 | $0.85 \cdot NZ/8$  | 2                        | $F_s/2$    | I & Q     |

## 4. SPECIFICATIONS

### 4.1 Recommended conditions of use

Table 2. Recommended conditions of use

| Parameter                   | Symbol               | Comments             | Recommended Value               | Unit |
|-----------------------------|----------------------|----------------------|---------------------------------|------|
| Analog supply voltage       | $V_{CCA}$            | Analog Part          | 3.3 V                           | V    |
| Input/Output supply voltage | $V_{CCIO}$           | Input/Output buffers | 1.8 V                           | V    |
| Digital supply voltage      | $V_{CCD}$            | Digital buffers      | 1.05 V                          | V    |
| Clock input power level     | $P_{CLK}$ $P_{CLKN}$ |                      | 1 (TBC)                         | dBm  |
| Digital CMOS input          | $V_D$                | $V_{IL}$<br>$V_{IH}$ | 0.00<br>1.05                    | V    |
| Operating Temperature Range | $T_C$ ; $T_J$        |                      | -55 °C < $T_C$ ; $T_J$ < 125 °C | °C   |

## 4.2 Electrical parameters characteristics for supplies, Inputs and Outputs

Unless otherwise specified:

Typical values are given for typical supplies  $V_{CCA} = 3.3V$ ,  $V_{CCD} = 1.05V$ ,  $V_{CCO} = 1.8 V$  at ambient temperature with  $F_s = 12GHz$  in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), SSO, CLKOUT and SYNCO disabled.

Minimum and Maximum values are given over temperature.

**Table 3. Electrical characteristics for Supplies, Inputs and Outputs**

| Parameter  | Test Level | Symbol   | Min                  | Typ  | Max                  | Unit                       | Note |
|--|------------|--|----------------------|--|----------------------|----------------------------|------|
| <b>RESOLUTION</b>  |            |  |                      | 12   |                      | bit                        |      |
| <b>POWER REQUIREMENTS</b>  |            |  |                      |  |                      |                            |      |
| <b>Power Supply voltage</b><br>- Analog<br>- Input/Output<br>- Digital   |            | $V_{CCA}$<br>$V_{CCIO}$<br>$V_{CCD}$   | 3.20<br>1.70<br>1.00 | 3.30<br>1.80<br>1.05                                       | 3.40<br>1.90<br>1.10 | V<br>V<br>V                | (1)  |
| <b>Power Supply current in NRZ mode</b><br><b>No digital preprocessing</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- Digital   |            | $I_{CCA\_NRZ\_int1}$<br>$I_{CCO\_NRZ\_int1}$<br>$I_{CCD\_NRZ\_int1}$   |                      | 1020 / 610<br>115 / 60<br>2135 / 1085                      |                      | mA<br>mA<br>mA             | (2)  |
| <b>Power Supply current in RF mode</b><br><b>No digital preprocessing</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- Digital  |            | $I_{CCA\_RF\_int1}$<br>$I_{CCO\_RF\_int1}$<br>$I_{CCD\_RF\_int1}$  |                      | 1075 / 645<br>115 / 60<br>2135 / 1085                      |                      | mA<br>mA<br>mA             | (2)  |
| <b>Power Supply current in 2RF mode</b><br><b>No digital preprocessing</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- Digital   |            | $I_{CCA\_2RF\_int1}$<br>$I_{CCO\_2RF\_int1}$<br>$I_{CCD\_2RF\_int1}$   |                      | 1120 / 670<br>115 / 60<br>2135 / 1085                      |                      | mA<br>mA<br>mA             | (2)  |
| <b>Power Supply current in NRZ mode</b><br><b>Interpolation by 4</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming |            | $I_{CCA\_NRZ\_int4}$<br>$I_{CCO\_NRZ\_int4}$<br>$I_{CCO\_NRZ\_BFM4}$<br>$I_{CCD\_NRZ\_int4}$<br>$I_{CCD\_NRZ\_BFM4}$ |                      | 1020 / 610<br>70 / 35<br>45 / -<br>3915 / 1980<br>4055 / - |                      | mA<br>mA<br>mA<br>mA<br>mA | (2)  |
| <b>Power Supply current in RF mode</b><br><b>Interpolation by 4</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming  |            | $I_{CCA\_RF\_int4}$<br>$I_{CCO\_RF\_int4}$<br>$I_{CCD\_RF\_int4}$<br>$I_{CCD\_RF\_BFM4}$                             |                      | 1075 / 645<br>70 / 35<br>45 / -<br>3915 / 1980<br>4055 / - |                      | mA<br>mA<br>mA<br>mA       | (2)  |
| <b>Power Supply current in 2RF mode</b><br><b>Interpolation by 4</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming |            | $I_{CCA\_2RF\_int4}$<br>$I_{CCO\_2RF\_int4}$<br>$I_{CCD\_2RF\_int4}$<br>$I_{CCD\_2RF\_BFM4}$                         |                      | 1120 / 670<br>70 / 35<br>45 / -<br>3915 / 1980<br>4155 / - |                      | mA<br>mA<br>mA<br>mA<br>mA | (2)  |

| Parameter   | Test Level | Symbol   | Min | Typ  | Max | Unit                           | Note |
|---|------------|--|-----|--|-----|--------------------------------|------|
| <b>Power Supply current in NRZ mode</b><br><b>Interpolation by 8</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming  |            | $I_{CCA\_NRZ\_int8}$<br>$I_{CCO\_NRZ\_int8}$<br><br>$I_{CCD\_NRZ\_int8}$<br>$I_{CCD\_NRZ\_BFM8}$     |     | 1020 / 610<br>45 / 25<br>30 / -<br><br>3655 / 1850<br>3925 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current in RF mode</b><br><b>Interpolation by 8</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming   |            | $I_{CCA\_RF\_int8}$<br>$I_{CCO\_RF\_int8}$<br><br>$I_{CCD\_RF\_int8}$<br>$I_{CCD\_RF\_BFM8}$         |     | 1075 / 645<br>45 / 25<br>30 / -<br><br>3655 / 1850<br>3925 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current in 2RF mode</b><br><b>Interpolation by 8</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming  |            | $I_{CCA\_2RF\_int8}$<br>$I_{CCO\_2RF\_int8}$<br><br>$I_{CCD\_2RF\_int8}$<br>$I_{CCD\_2RF\_BFM8}$     |     | 1120 / 670<br>45 / 25<br>30 / -<br><br>3655 / 1850<br>3925 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current in NRZ mode</b><br><b>Interpolation by 16</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming |            | $I_{CCA\_NRZ\_int16}$<br>$I_{CCO\_NRZ\_int16}$<br><br>$I_{CCD\_NRZ\_int16}$<br>$I_{CCD\_NRZ\_BFM16}$ |     | 1020 / 610<br>30 / 20<br>25 / -<br><br>3525 / 1280<br>3860 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current in RF mode</b><br><b>Interpolation by 16</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming  |            | $I_{CCA\_RF\_int16}$<br>$I_{CCO\_RF\_int16}$<br><br>$I_{CCD\_RF\_int16}$<br>$I_{CCD\_RF\_BFM16}$     |     | 1075 / 645<br>30 / 20<br>25 / -<br><br>3525 / 1280<br>3860 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current in 2RF mode</b><br><b>Interpolation by 16</b><br><b>Dual / Single DAC mode</b><br>- Analog<br>- Input/Output<br>- no beam forming<br>- beam forming<br>- Digital<br>- no beam forming<br>- beam forming |            | $I_{CCA\_2RF\_int16}$<br>$I_{CCO\_2RF\_int16}$<br><br>$I_{CCD\_2RF\_int16}$<br>$I_{CCD\_2RF\_BFM16}$ |     | 1120 / 670<br>30 / 20<br>25 / -<br><br>3525 / 1280<br>3860 / - |     | mA<br>mA<br>mA<br><br>mA<br>mA | (2)  |
| <b>Power Supply current standby mode</b><br><b>No digital preprocessing</b><br><b>Dual / Single DAC mode</b><br>- Analog (NRZ and RF mode)<br>- Analog (2RF mode with $F_c=24GHz$ )<br>- Input/Output<br>- Digital              |            | $I_{CCA}$<br>$I_{CCA}$<br>$I_{CCIO}$<br>$I_{CCD}$  |     | 90 / 60<br>90 / 60<br>15 / 10<br>540 / 285                     |     | mA<br>mA<br>mA<br>mA           |      |



| Parameter   | Test Level | Symbol          | Min                                   | Typ   | Max                         | Unit                                | Note       |
|---|------------|-----------------|---------------------------------------|---|-----------------------------|-------------------------------------|------------|
| <b>Power dissipation in NRZ mode</b><br><b>Dual / Single DAC mode</b><br>Full power mode without beam forming <ul style="list-style-type: none"> <li>- no interpolation</li> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul> Full power mode with beam forming <ul style="list-style-type: none"> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul> |            | $P_{D\ NRZ}$    |                                       | 5.8 / 3.3<br>7.6 / 4.2<br>7.3 / 4.0<br>7.1 / 3.9<br><br>7.7 / -<br>7.6 / -<br>7.5 / - |                             | W<br>W<br>W<br>W<br><br>W<br>W<br>W | (2)        |
| <b>Power dissipation in RF mode</b><br><b>Dual / Single DAC mode</b><br>Full power mode without beam forming <ul style="list-style-type: none"> <li>- no interpolation</li> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul> Full power mode with beam forming <ul style="list-style-type: none"> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul>  |            | $P_{D\ RF}$     |                                       | 6.0 / 3.4<br>7.8 / 4.3<br>7.5 / 4.1<br>7.3 / 4.0<br><br>7.9 / -<br>7.8 / -<br>7.7 / - |                             | W<br>W<br>W<br>W<br><br>W<br>W<br>W | (2)        |
| <b>Power dissipation (2RF mode)</b><br><b>Dual / Single DAC mode</b><br>Full power mode without beam forming <ul style="list-style-type: none"> <li>- no interpolation</li> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul> Full power mode with beam forming <ul style="list-style-type: none"> <li>- interpolation x4</li> <li>- interpolation x8</li> <li>- interpolation x16</li> </ul>  |            | $P_{D\ 2RF}$    |                                       | 6.1 / 3.5<br>7.9 / 4.4<br>7.6 / 4.2<br>7.5 / 4.1<br><br>8.2 / -<br>8.0 / -<br>7.9 / - |                             | W<br>W<br>W<br>W<br><br>W<br>W<br>W | (2)<br>(3) |
| <b>Power dissipation in stand-by mode</b>   |            | $P_{D\ std-by}$ |                                       | 0.9 / 0.5   |                             | W                                   |            |
| <b>Maximum number of power-ups</b>  |            | NbPWRup         | 1 million                             |   |                             |                                     | (4)        |
| <b>ANALOG OUTPUTS</b>   |            |                 |                                       |   |                             |                                     |            |
| Common mode compatibility for analog outputs  |            |                 |                                       | AC or DC  |                             |                                     |            |
| Output Common Mode  |            | $V_{OCM}$       | 2.3                                   | 2.45  | 2.6                         | V                                   |            |
| Full Scale Input Voltage range on <b>each differential ended output</b>   |            | $V_{OUT-pp}$    |                                       | 1000  |                             | mVpp Diff                           |            |
| Analog Output Full Scale power Level (NRZ mode close to DC assuming on board 100Ω differential load)  |            | $P_{OUT}$       |                                       | +1  |                             | dBm                                 |            |
| Output Resistance (differential)  |            | $R_{OUT}$       | 80                                    | 100   | 120                         | Ω                                   | (5)        |
| Cross-talk between outputs <ul style="list-style-type: none"> <li>• Fout=2 GHz</li> <li>• Fout=4 GHz</li> <li>• Fout=5GHz</li> <li>• Fout=7GHz</li> <li>• Fout=14GHz</li> <li>• Fout=20GHz</li> </ul>   |            |                 |                                       | 70<br>70<br>65<br>60<br>55<br>50  |                             | dB                                  |            |
| <b>CLOCK INPUTS</b>   |            |                 |                                       |   |                             |                                     |            |
| Source Type   |            |                 | Low Phase noise Differential Sinewave |   |                             |                                     |            |
| DAC intrinsic clock jitter <ul style="list-style-type: none"> <li>▪ NRZ and RF modes</li> <li>▪ 2RF mode</li> </ul>   |            |                 |                                       | 90<br>70  |                             | $f_{s_{rms}}$                       |            |
| Spectral requirement for $F_s \geq 12$ GHz <ul style="list-style-type: none"> <li>▪ 100 Hz from clock frequency</li> <li>▪ 10 kHz from clock frequency</li> <li>▪ 10 MHz from clock frequency</li> <li>▪ 1 GHz from clock frequency</li> </ul>  |            |                 |                                       |   | -70<br>-100<br>-150<br>-165 | dBc/Hz                              |            |
| Clock input common mode voltage   |            | $V_{CM}$        | 2.6                                   | 2.7   | 2.8                         | V                                   |            |
| Clock input power level in 100Ω   |            | $P_{CLK, CLKN}$ | -3                                    | +1  | +7                          | dBm                                 |            |

| Parameter   | Test Level | Symbol   | Min                  | Typ   | Max               | Unit                               | Note |
|---|------------|--|----------------------|---|-------------------|------------------------------------|------|
| Clock input voltage on each single ended input  |            | $V_{CLK}$ or $V_{CLKN}$                                | $\pm 158$            | $\pm 250$   | $\pm 500$         | mV                                 |      |
| Clock input voltage into 100 $\Omega$ differential clock input  |            | $ V_{CLK} - V_{CLKN} $                                 | 0.632                | 1   | 2                 | V <sub>pp</sub>                    | (6)  |
| Clock input minimum slew rate (square or sinewave clock)  |            | SR <sub>CLK</sub>                                      | 8                    | 12  |                   | GV/s                               |      |
| Clock input capacitance (die + package)   |            | C <sub>CLK</sub>                                       |                      | 1   |                   | pF                                 |      |
| Clock input resistance (differential)   |            | R <sub>CLK</sub>                                       | 80                   | 100   | 120               | $\Omega$                           | (5)  |
| 12 GHz Clock Jitter (max. allowed on clock source, CW pattern) in NRZ and RF modes  |            | Jitter   |                      |   | 100               | fs <sub>rms</sub>                  |      |
| 24 GHz Clock Jitter (max. allowed on clock source, CW pattern) in 2RF mode  |            | Jitter   |                      |   | 60                | fs <sub>rms</sub>                  |      |
| Clock Duty Cycle  |            | Duty Cycle   | 45                   | 50  | 55                | %                                  |      |
| 12 GHz Clock input matching   |            | S11  |                      |   | -13               | dB                                 |      |
| 24 GHz Clock input matching   |            | S11  |                      |   | -8                | dB                                 |      |
| <b>CLOCK output (CLKOUT)</b>  |            |  |                      |   |                   |                                    |      |
| Logic Compatibility   |            |  |                      | CML   |                   |                                    |      |
| Output levels (swing adjust off = full swing)<br>50 $\Omega$ transmission lines,<br>100 $\Omega$ (2 x50 $\Omega$ ) differential termination   |            | $V_{OL}$<br>$V_{OH}$<br>$V_{OH} - V_{OL}$<br>$V_{OCM}$ |                      | $V_{CCA} - 0.45$<br>$V_{CCA} - 0.05$<br>400<br>$V_{CCA} - 0.25$ |                   | V<br>V<br>mV <sub>p</sub><br>V     |      |
| Output levels (swing adjust on = reduced swing)<br>50 $\Omega$ transmission lines,<br>100 $\Omega$ (2 x50 $\Omega$ ) differential termination |            | $V_{OL}$<br>$V_{OH}$<br>$V_{OH} - V_{OL}$<br>$V_{OCM}$ |                      | $V_{CCA} - 0.25$<br>$V_{CCA} - 0.05$<br>200<br>$V_{CCA} - 0.15$ |                   | V<br>V<br>mV <sub>p</sub><br>V     |      |
| <b>SYNC, SYNCN Signal LVDS</b>  |            |  |                      |   |                   |                                    |      |
| Input Voltages to be applied  |            | $V_{IH} - V_{IL}$<br>$V_{ICM}$                         | 100<br>1.125         | 350<br>1.25   | 450<br>1.8        | mV<br>V                            |      |
| <ul style="list-style-type: none"> <li>▪ Swing</li> <li>▪ Common Mode</li> </ul>  |            |  |                      |   |                   |                                    |      |
| SYNCP, SYNCN input capacitance  |            | C <sub>SYNC</sub>                                      |                      | 1   |                   | pF                                 |      |
| SYNCP, SYNCN input resistance   |            | R <sub>SYNC</sub>                                      | 80                   | 100   | 120               | $\Omega$                           |      |
| <b>Input digital signals (CSN, SCLK, RSTN, MOSI) CMOS</b>   |            |  |                      |   |                   |                                    |      |
| Low level threshold of Schmitt trigger  |            | Vtminusc   |                      |   | $0.35 * V_{CCIO}$ | V                                  |      |
| High level threshold of Schmitt trigger   |            | Vtplusc  | $0.65 * V_{CCIO}$    |   |                   | V                                  |      |
| CMOS Schmitt trigger hysteresis   |            | Vhystc   | $0.10 * V_{CCIO}$    |   |                   | V                                  |      |
| CMOS low level input current (Vinc=0 V)   |            | Iilc   |                      |   | 300               | nA                                 |      |
| CMOS high level input current (Vinc=VCCD max)   |            | Iihc   |                      |   | 1000              | nA                                 | (7)  |
| <b>Output digital signal (MISO, SCAN_OUTx) CMOS</b>   |            |  |                      |   |                   |                                    |      |
| CMOS low level output voltage (Iolc = 3 mA)   |            | Volc   |                      |   | $0.20 * V_{CCIO}$ | V                                  |      |
| CMOS high level output voltage (Iohc = 3 mA)  |            | Vohc   | $0.8 * V_{CCIO}$     |   |                   | V                                  |      |
| <b>LVDS OUTPUTS (SSO, SYNCO)</b>  |            |  |                      |   |                   |                                    |      |
| Logic Compatibility   |            |  |                      | LVDS  |                   |                                    |      |
| Output levels (full swing)<br>50 $\Omega$ transmission lines, 100 $\Omega$ (2 x 50 $\Omega$ )<br>differential termination                     |            | $V_{OL}$<br>$V_{OH}$<br>$V_{OH} - V_{OL}$<br>$V_{OCM}$ | 1.25<br>250<br>1.125 | 350<br>1.25   | 450<br>1.375      | V<br>V<br>mV <sub>pdiff</sub><br>V |      |
| <ul style="list-style-type: none"> <li>▪ Logic low</li> <li>▪ Logic high</li> <li>▪ Differential output</li> <li>▪ Common mode</li> </ul>     |            |  |                      |   |                   |                                    |      |

| Parameter  | Test Level | Symbol            | Min  | Typ | Max  | Unit    | Note |
|--|------------|-------------------|------|-----|------|---------|------|
| Output levels (reduced swing)                                      |            |                   |      |     |      |         |      |
| ▪ Differential output  |            | $V_{OH} - V_{OL}$ | 165  | 235 | 300  | mVpdiff |      |
| ▪ Common mode  |            | $V_{OCM}$         | 1.1  |     | 1.4  | V       |      |
| <b>SERIAL LINK INPUTS (ASLx,BSLx) with x=0 up to 15</b>            |            |                   |      |     |      |         |      |
| Logic Compatibility  |            |                   |      | CML |      |         |      |
| input levels (swing adjust off)                                    |            |                   |      |     |      |         |      |
| 50Ω transmission lines,<br>100Ω (2 x 50Ω) differential termination |            |                   |      |     |      |         |      |
| ▪ Differential input   |            | $V_{IH} - V_{IL}$ | 100  |     | 500  | mVp     |      |
| ▪ Common mode  |            | $V_{ICM}$         | 1.32 | 1.4 | 1.48 | V       |      |

## Note:

1. Different  $V_{CCD}$  are used for dedicated blocks ( $V_{CCD1}$ ,  $V_{CCD2}$  and  $V_{CCD3}$ ).
2. Current and power consumption values make the hypothesis that unused features are completely powered down in grounding some VCC values at board level.
3. Power consumption makes the assumptions that unused output HSSLs are powered OFF. Refer to Table 17, Table 52 and Table 53.
4. Maximum number of power-ups is limited by the maximum number of OTP reading.
5. For optimal performance in term of VSWR, Board input impedance must be  $50\Omega \pm 10\%$
6. Maximum clock input voltage without stress when power is OFF is 2Vpp differential
7. SPI load on MOSI 25 pF max

### 4.3 Converter Characteristics

Unless otherwise specified:

Typical values are given for typical supplies  $V_{CCA} = 3.3V$ ,  $V_{CCD} = 1.05V$ ,  $V_{CCO} = 1.8V$  at ambient with  $F_s = 12GHz$  in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), SSO, CLKOUT and SYNCO disabled. Minimum and Maximum values are given over temperature.

**Table 4. Low frequency characteristics**

| Parameter  | Test Level | Symbol | Min   | Typ | Max   | Unit     | Note |
|--|------------|--------|-------|-----|-------|----------|------|
| <b>DC ACCURACY</b>   |            |        |       |     |       |          |      |
| Gain central value   |            | Go     | -0.5  | 1   | 2.5   | dBm/dBFs | (1)  |
| Gain variation versus temperature                          |            | G(T)   | -0.5  |     | +0.5  | dB       |      |
| DC offset  |            | OFFSET | -0.25 | 0   | +0.25 | LSB      |      |
| <b>Fsampling = 12 GSps per core, Fout = 30 MHz, 0 dBFS</b> |            |        |       |     |       |          |      |
| DNLrms   |            | DNLrms |       |     | 0.25  | LSB      |      |
| Differential non linearity                                 |            | DNL    | -0.8  |     | 0.8   | LSB      |      |
| INLrms   |            | INLrms |       |     | 0.5   | LSB      |      |
| Integral non linearity                                     |            | INL    | TBD   |     | TBD   | LSB      |      |

Note: 1. Gain central value is measured at  $F_{out} = 30$  MHz. This value corresponds to the maximum deviation from part to part of different wafer batches before gain tuning by SPI register (see 11.1).

**Table 5. AC Analog Output Characteristics**

| Parameter   | Test Level | Symbol             | Min | Typ  | Max | Unit | Note |
|---|------------|--------------------|-----|--|-----|------|------|
| <b>AC ANALOG OUTPUTS</b>  |            |                    |     |  |     |      |      |
| Full Power Output Bandwidth   |            | FPBW               |     | 25   |     | GHz  |      |
| <b>Theoretical output power</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=2.5GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> <li>Fout=18.5GHz 2RF mode (Fc=24 GHz)</li> <li>Fout=21.0GHz 2RF mode (Fc=24 GHz)</li> </ul> |            | Pout <sub>th</sub> |     | 0.5<br>-0.5<br>-1.0<br>-6.0<br>-6.0<br>-11.0<br>-9.0 |     | dBm  | (1)  |
| Output impedance matching / reflection coefficient <ul style="list-style-type: none"> <li>Up to 5 GHz</li> <li>Up to 10 GHz</li> <li>Up to 21 GHz</li> </ul>  |            | S11                |     | -15<br>-13<br>-8                                     |     | dB   |      |

Note:

1. Refer to Figure 3.

Table 6. Dynamic Performance

| Parameter  | Test Level | Symbol | Min | Typ  | Max | Unit   | Note |
|--|------------|--------|-----|--|-----|--------|------|
| <b>DYNAMIC PERFORMANCE</b>   |            |        |     |  |     |        |      |
| <b>Spurious Free Dynamic Range</b><br><b>Single tone at output level 0 dBFS / Fc=12GHz</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> </ul> <b>Single tone at output level 0 dBFS / Fc=24GHz</b> <ul style="list-style-type: none"> <li>Fout=18.5GHz 2RF mode</li> <li>Fout=21GHz 2RF mode</li> </ul>                       |            | SFDR   |     | 70<br>70<br>60<br>55   |     | dBc    |      |
| <b>Clock related spurs</b> <ul style="list-style-type: none"> <li>Fc = 12 GHz <ul style="list-style-type: none"> <li>Fout=Fc/4</li> <li>Fout=Fc/2</li> <li>Fout=Fc</li> </ul> </li> <li>Fc = 24 GHz <ul style="list-style-type: none"> <li>Fout=Fc/8</li> <li>Fout=Fc/4</li> <li>Fout=Fc/2</li> </ul> </li> </ul>  |            |        |     | -80 (TBC)<br>-75 (TBC)<br>-50 (TBC)<br><br>-74 (TBC)<br>-69 (TBC)<br>-44 (TBC) |     | dBm    | (1)  |
| <b>Signal to Noise Ratio over Nyquist</b><br><b>Single tone at output level 0 dBFS / Fc=12GHz</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> </ul> <b>Single tone at output level 0 dBFS / Fc=24GHz</b> <ul style="list-style-type: none"> <li>Fout=18.5GHz 2RF mode</li> <li>Fout=21GHz 2RF mode</li> </ul>                |            | SNR    |     | 56<br>54<br>52<br>50<br><br>50<br>50   |     | dB     |      |
| <b>Signal to Noise And Distortion ratio over Nyquist</b><br><b>Single tone at output level 0 dBFS / Fc=12GHz</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> </ul> <b>Single tone at output level 0 dBFS / Fc=24GHz</b> <ul style="list-style-type: none"> <li>Fout=18.5GHz 2RF mode</li> <li>Fout=21GHz 2RF mode</li> </ul> |            | SINAD  |     | 56<br>54<br>52<br>49<br><br>49<br>49   |     | dB     |      |
| <b>ENOB</b><br><b>Single tone at output level 0 dBFS / Fc=12GHz</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> </ul> <b>Single tone at output level 0 dBFS / Fc=24GHz</b> <ul style="list-style-type: none"> <li>Fout=18.5GHz 2RF mode</li> <li>Fout=21GHz 2RF mode</li> </ul>  |            | ENOB   |     | 9.0<br>8.7<br>8.3<br>8.0<br><br>7.9<br>7.9                                     |     | Bit    |      |
| <b>Noise Spectral Density</b><br><b>Single tone at output level 0 dBFS / Fc=12GHz</b> <ul style="list-style-type: none"> <li>Fout=1.0GHz NRZ mode</li> <li>Fout=3.7GHz NRZ mode</li> <li>Fout=7.5GHz RF mode</li> <li>Fout=11.5GHz RF mode</li> </ul> <b>Single tone at output level 0 dBFS / Fc=24GHz</b> <ul style="list-style-type: none"> <li>Fout=18.5GHz 2RF mode</li> <li>Fout=21GHz 2RF mode</li> </ul>                            |            | NSD    |     | -156.8<br>-154.8<br>-154.8<br>-154.8<br><br>-154.0<br>-154.0                   |     | dBm/Hz |      |
| <b>Noise Power Ratio (NPR) @ optimum loading factor on 80% of Nyquist Zone</b> <ul style="list-style-type: none"> <li>1<sup>st</sup>Nyquist NRZ (Fs = 12GHz)</li> <li>2<sup>nd</sup>Nyquist RF (Fs = 12GHz)</li> <li>3<sup>rd</sup>Nyquist 2RF (Fs = 24GHz)</li> <li>4<sup>th</sup>Nyquist 2RF (Fs = 24GHz)</li> </ul>   |            | NPR    |     | 45<br>40<br>40<br>40   |     | dB     |      |

Note:

- In NRZ and RF modes, Fc = Fs, while in 2RF mode Fs=Fc/2

#### 4.4 Transient and Switching Characteristics

Unless otherwise specified:

Typical values are given for typical supplies  $V_{CCA} = 3.3V$ ,  $V_{CCD} = 1.05V$ ,  $V_{CCO} = 1.8V$  at ambient with  $F_s = 12GHz$  in default mode (Dual DAC, no DUC nor interpolation, with A-SINC compensation, no beamforming), CLKOUT and SYNCO disabled.

Minimum and Maximum values are given over temperature.

**Table 7. Transient characteristics**

| Parameter                             | Test Level | Symbol | Min | Typ        | Max | Unit         | Note |
|---------------------------------------|------------|--------|-----|------------|-----|--------------|------|
| <b>TRANSIENT PERFORMANCE</b>          |            |        |     |            |     |              |      |
| Serial link Bit Error Rate at 12 Gbps |            | BER    |     | $10^{-15}$ |     | Error/sample |      |
| DAC rise time (10%- 90%)              |            | RT     |     | 15         |     | ps           | (1)  |

Note: 1. RT is correlated with FPBW,  $RT * FPBW \approx 0.35$ .

**Table 8. Switching characteristics**

| Parameter   | Test Level | Symbol             | Min                | Typ              | Max      | Unit                        | Note |
|---|------------|--------------------|--------------------|------------------|----------|-----------------------------|------|
| <b>SWITCHING PERFORMANCE AND CHARACTERISTICS (Any Output Mode)</b>        |            |                    |                    |                  |          |                             |      |
| External Clock frequency for performances<br>NRZ and RF modes<br>2RF mode |            | $F_c$              | 1 (TBC)<br>2 (TBC) |                  | 12<br>24 | GHz<br>GHz                  | (6)  |
| Serial link speed<br>NRZ and RF modes<br>2RF mode                         |            | $F_{HSSL}$         | 2 (TBC)<br>2 (TBC) | $F_c$<br>$F_c/2$ |          | Gbps<br>Gbps                |      |
| Conversion Clock to CLKOUT delay  |            | Tclkout            |                    | TBD              |          | ps                          |      |
| Max crosstalk from CLKOUT on clock input<br>signal@ 12Gbps                |            | XTALK_CKO2C<br>K   |                    |                  | -40      | dB                          |      |
| CLKOUT jitter   |            | Jitterclkout       |                    | 60               |          | fs <sub>rms</sub>           |      |
| Digital reset duration  |            |                    | 10                 |                  |          | μs                          |      |
| DAC settling time after power up  |            | TS                 |                    | TBD              |          | μs                          |      |
| <b>SWITCHING PERFORMANCE AND CHARACTERISTICS (SYNC)</b>                   |            |                    |                    |                  |          |                             |      |
| Minimum SYNC pulse width  |            | TSYNC              |                    | TBD              |          | External<br>Clock<br>cycles |      |
| Minimum SYNC rise time  |            | TR <sub>SYNC</sub> |                    |                  | 400      | ps                          |      |
| <b>SWITCHING PERFORMANCE AND CHARACTERISTICS (SSO, SYNCO)</b>             |            |                    |                    |                  |          |                             |      |
| Recommended SSO output frequency  |            | $F_{SSO}$          |                    | 375              |          | MHz                         | (5)  |
| Output rise time (20%-80%)  |            | TR                 |                    | 70               |          | ps                          | (2)  |
| Output fall time (20%-80%)  |            | TF                 |                    | 70               |          | ps                          | (2)  |
| SSO and SYNCO pipeline delay  |            | TPD <sub>SSO</sub> |                    | TBD              |          | External<br>Clock<br>cycles | (4)  |
| <b>SWITCHING PERFORMANCE AND CHARACTERISTICS (Serial input)</b>           |            |                    |                    |                  |          |                             |      |
| Output Data delay (pipeline + delay)                                      |            | TPD                |                    | TBD              |          | External<br>Clock<br>cycles | (4)  |
|   |            | TOD                |                    | TBD              |          | ps                          |      |
| Total jitter @ 12Gbps   |            | 2XT1               |                    | 61.6             |          | ps                          | (3)  |
| Minimum buffer amplitude time @ 12Gbps                                    |            | XT2                |                    | 44               |          | ps                          | (3)  |
| Maximum buffer amplitude @ 12Gbps   |            | YT1                |                    | 550              |          | mV                          | (3)  |
| Minimum buffer amplitude @ 12Gbps   |            | YT2                |                    | 100              |          | mV                          | (3)  |
| Skew between serial input signal P and N                                  |            | Tskew              |                    |                  | 0.6      | ps                          | (3)  |
| crosstalk between xSL1 and xSL0@ 12Gbps<br>(x= A, or B)                   |            | XTALK_SL2SL        |                    | -40              | -20      | dB                          | (3)  |

| Parameter   | Test Level | Symbol      | Min | Typ                          | Max | Unit                  | Note |
|---|------------|-------------|-----|------------------------------|-----|-----------------------|------|
| Max crosstalk between input serial link and analog output signal @ 12Gbps   |            | XTALK_SL2IN |     |                              | -80 | dB                    | (3)  |
| <b>LATENCY</b>  |            |             |     |                              |     |                       |      |
| No interpolation A-SINC OFF<br>No interpolation A-SINC ON   |            | LAT_DUC_OFF |     | 886<br>919                   |     | External Clock cycles | (4)  |
| Interpolation by 4 A-SINC OFF<br>• no beamforming<br>• beamforming<br>Interpolation by 4 A-SINC ON<br>• no beamforming<br>• beamforming   |            | LAT_INT4    |     | 1379<br>1579<br>1412<br>1612 |     | External Clock cycles | (4)  |
| Interpolation by 8 A-SINC OFF<br>• no beamforming<br>• beamforming<br>Interpolation by 8 A-SINC ON<br>• no beamforming<br>• beamforming   |            | LAT_INT8    |     | 1779<br>2171<br>1812<br>2204 |     | External Clock cycles | (4)  |
| Interpolation by 16 A-SINC OFF<br>• no beamforming<br>• beamforming<br>Interpolation by 16 A-SINC ON<br>• no beamforming<br>• beamforming |            | LAT_INT16   |     | 2579<br>3355<br>2612<br>3388 |     | External Clock cycles | (4)  |

- Notes:
1. See Definition of Terms.
  2. PCB line 25 cm
  3. PCB line 25 cm
  4. When used in 2RF mode, unit is twice the external clock cycles
  5. SSO frequency is linked to the clock input frequency and can be adjusted. Refer to section 11.4.
  6. Sampling frequency  $F_s = F_c$  in NRZ and RF mode, while in 2RF mode  $F_s = F_c/2$




Figure 4 - Serial link eye diagram

Table 9. SPI Timing characteristics

| Parameter         | Test Level | Symbol         | Value |     |     | Unit       | Note |
|-------------------|------------|----------------|-------|-----|-----|------------|------|
|                   |            |                | Min   | Typ | Max |            |      |
| RSTN pulse length |            | $T_{RSTN}$     | 10    |     |     | $\mu s$    |      |
| SCLK frequency    |            | $F_{SCLK}$     |       |     | 150 | MHz        |      |
| CSN to SCLK delay |            | $T_{CSN-SCLK}$ | 0.5   |     |     | $T_{SCLK}$ |      |
| MISO setup time   |            | $T_{setup}$    | 2     |     |     | ns         |      |
| MISO hold time    |            | $T_{hold}$     | 2     |     |     | ns         |      |
| MOSI output delay |            | $T_{delay}$    |       |     | TBD | ns         | (1)  |

Note:

1. Output load on MOSI 25 pF




Figure 5 - SPI timing diagram

### 4.5 Digital Output Coding

Table 10. DAC Digital output coding table

| Binary<br>MSB (bit 11).....LSB (bit 0) |                | Differential<br>Analog output |
|--|----------------|-------------------------------|
| Unsigned (1)                           | Signed         |                               |
| 0000 0000 0000                         | 1000 0000 0000 | -500mV                        |
| 0100 0000 0000                         | 1100 0000 0000 | -250mV                        |
| 0110 0000 0000                         | 1110 0000 0000 | -125mV                        |
| 0111 1111 1111                         | 1111 1111 1111 | -0.122mV                      |
| 1000 0000 0000                         | 0000 0000 0000 | 0.122mV                       |
| 1010 0000 0000                         | 0010 0000 0000 | +125mV                        |
| 1100 0000 0000                         | 0100 0000 0000 | +250mV                        |
| 1111 1111 1111                         | 0111 1111 1111 | +500mV                        |

Note: 1. Not possible when DUC is enabled. Unsigned is the default configuration when DUC is disabled.




## 5. PIN CONFIGURATION AND FUNCTIONS DESCRIPTION

### 5.1 Pin descriptions

Table 11. Pin descriptions

| Name   | Function   |                |  |
|--|--|----------------|--|
| V <sub>CCA</sub>   | Analog Power Supply  |                |  |
| V <sub>CCD</sub> :<br>V <sub>CCD_1B</sub><br>V <sub>CCD_1A</sub><br>V <sub>CCD_2B</sub><br>V <sub>CCD_2A</sub><br>V <sub>CCD_3</sub> | Digital Power Supply<br>(different pin groups for power down on used digital features):<br><br>V <sub>CCD_1B</sub> : Supply for HSSLs, ESStream and SPI interface for core B<br>V <sub>CCD_1A</sub> : Supply for HSSLs, ESStream and SPI interface for core A<br><br>V <sub>CCD_2B</sub> : DUC supply for core B<br>V <sub>CCD_2A</sub> : DUC supply for core A.<br><br>V <sub>CCD_3</sub> : Analog blocks supply (always switched ON) |                |  |
| V <sub>CCIO_B</sub><br>V <sub>CCIO_A</sub>   | Input/Output buffer Power Supply   |                |  |
| AGND   | Analog Ground  |                |  |
| DGND   | Digital Ground   |                |  |
| GND <sub>IO_B</sub><br>GND <sub>IO_A</sub>   | Ground for Input/Output buffer   |                |  |
| OUTBP, OUTBN   | Differential Analog output for DAC B   |                |  |
| OUTAP, OUTAN   | Differential Analog output for DAC A   |                |  |
| CLKP, CLKN   | Differential Clock Input   |                |  |
| ASLxP, ASLxN   | Channel A input, serial link x (0..15) (CML)   |                |  |
| BSLxP, BSLxN   | Channel B input, serial link x (0..15) (CML)   |                |  |
| SSOP, SSON   | Slow Synchro Output clock  |                |  |
| CSN  | SPI Chip Select Input (Active Low)   | MOSI           | SPI input Data (Master Out Slave In)                                   |
| RSTN   | SPI Asynchronous Reset Input (Active Low)  | MISO           | SPI Output Data (Master In Slave Out)                                  |
| SCLK   | SPI Input Clock  | SYNCP, SYNCN   | LVDS input: Synchronization of internal clocks                         |
| CLKOUTP, CLKOUTN   | Differential output clock (copy of CLK)  | SYNCP, SYNCON  | Synchro output, resynchronized SYNC signal                             |
| SCAN_OUTx  | Scan sequence output x (0..3)  | DIODEA, DIODEC | Diode Anode and Cathode Inputs for die junction temperature monitoring |



5.2 Pinout top view

|   |         |         |         |           |         |           |         |         |          |          |       |        |         |         |         |         |           |         |           |         |         |         |        |   |
|---|---------|---------|---------|-----------|---------|-----------|---------|---------|----------|----------|-------|--------|---------|---------|---------|---------|-----------|---------|-----------|---------|---------|---------|--------|---|
|   | 1       | 2       | 3       | 4         | 5       | 6         | 7       | 8       | 9        | 10       | 11    | 12     | 13      | 14      | 15      | 16      | 17        | 18      | 19        | 20      | 21      | 22      |        |   |
| A | X       | GNDIO A | GNDIO A | GNDIO A   | GNDIO A | VCCD2 A   | DGND    | AGND    | AGND     | AGND     | SSON  | SSOP   | AGND    | AGND    | AGND    | DGND    | VCCD2 B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | X       | A      |   |
| B | GNDIO A | GNDIO A | ASL14P  | ASL14N    | GNDIO A | VCCD2 A   | DGND    | AGND    | SYNCONS  | SYNCOF   | AGND  | AGND   | SYNCP   | SYNCPN  | AGND    | DGND    | VCCD2 B   | GNDIO B | BSL14N    | BSL14P  | GNDIO B | GNDIO B | B      |   |
| C | ASL15P  | ASL15N  | GNDIO A | GNDIO A   | GNDIO A | VCCD2 A   | DGND    | AGND    | AGND     | AGND     | AGND  | AGND   | AGND    | AGND    | AGND    | DGND    | VCCD2 B   | GNDIO B | GNDIO B   | GNDIO B | BSL15N  | BSL15P  | C      |   |
| D | GNDIO A | GNDIO A | ASL12P  | ASL12N    | GNDIO A | VCCD2 A   | DGND    | AGND    | CLK OUTN | CLK OUTP | AGND  | AGND   | CLKP    | CLKN    | AGND    | DGND    | VCCD2 B   | GNDIO B | BSL12N    | BSL12P  | GNDIO B | GNDIO B | D      |   |
| E | ASL13P  | ASL13N  | GNDIO A | GNDIO A   | GNDIO A | GNDIO A   | VCCD2 A | DGND    | AGND     | AGND     | AGND  | AGND   | AGND    | AGND    | AGND    | DGND    | VCCD2 B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | BSL13N  | BSL13P | E |
| F | GNDIO A | GNDIO A | ASL10P  | ASL10N    | GNDIO A | GNDIO A   | GNDIO A | VCCD2 A | DGND     | DGND     | AGND  | AGND   | DGND    | DGND    | VCCD2 B | GNDIO B | GNDIO B   | GNDIO B | BSL10N    | BSL10P  | GNDIO B | GNDIO B | F      |   |
| G | ASL11P  | ASL11N  | GNDIO A | GNDIO A   | VCCIO A | VCCIO A   | VCCIO A | VCCIO A | VCCD2 A  | DGND     | AGND  | AGND   | DGND    | VCCD2 B | VCCIO B | VCCIO B | VCCIO B   | VCCIO B | VCCIO B   | GNDIO B | GNDIO B | BSL11N  | BSL11P | G |
| H | GNDIO A | GNDIO A | ASL8P   | ASL8N     | GNDIO A | VCCIO A   | DGND    | VCCD1 A | VCCD2 A  | VCCD2 A  | DGND  | DGND   | VCCD2 B | VCCD2 B | VCCD1 B | DGND    | VCCIO B   | GNDIO B | BSL8N     | BSL8P   | GNDIO B | GNDIO B | H      |   |
| J | ASL9P   | ASL9N   | GNDIO A | GNDIO A   | GNDIO A | VCCIO A   | VCCD1 A | DGND    | VCCD2 A  | VCCD2 A  | DGND  | DGND   | VCCD2 B | VCCD2 B | DGND    | VCCD1 B | VCCIO B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | BSL9N   | BSL9P  | J |
| K | GNDIO A | GNDIO A | ASL6P   | ASL6N     | GNDIO A | GNDIO A   | DGND    | VCCD1 A | VCCD2 A  | VCCD2 A  | DGND  | DGND   | VCCD2 B | VCCD2 B | VCCD1 B | DGND    | GNDIO B   | GNDIO B | BSL6N     | BSL6P   | GNDIO B | GNDIO B | K      |   |
| L | ASL7P   | ASL7N   | GNDIO A | GNDIO A   | GNDIO A | VCCIO A   | DGND    | VCCD1 A | VCCD2 A  | VCCD2 A  | DGND  | DGND   | VCCD2 B | VCCD2 B | VCCD1 B | DGND    | VCCIO B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | BSL7N   | BSL7P  | L |
| M | GNDIO A | GNDIO A | ASL4P   | ASL4N     | GNDIO A | GNDIO A   | DGND    | VCCD1 A | DGND     | VCCD2 A  | DGND  | DGND   | VCCD2 B | DGND    | VCCD1 B | DGND    | GNDIO B   | GNDIO B | BSL4N     | BSL4P   | GNDIO B | GNDIO B | M      |   |
| N | ASL5P   | ASL5N   | GNDIO A | GNDIO A   | GNDIO A | VCCIO A   | DGND    | VCCD1 A | DGND     | AGND     | VCCA  | VCCA   | AGND    | DGND    | VCCD1 B | DGND    | VCCIO B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | BSL5N   | BSL5P  | N |
| P | GNDIO A | GNDIO A | ASL2P   | ASL2N     | GNDIO A | VCCIO A   | VCCD1 A | DGND    | AGND     | AGND     | VCCA  | VCCA   | AGND    | AGND    | DGND    | VCCD1 B | VCCIO B   | GNDIO B | BSL2N     | BSL2P   | GNDIO B | GNDIO B | P      |   |
| R | ASL3P   | ASL3N   | GNDIO A | GNDIO A   | GNDIO A | VCCIO A   | DGND    | AGND    | AGND     | AGND     | VCCD3 | VCCD3  | AGND    | AGND    | AGND    | DGND    | VCCIO B   | GNDIO B | GNDIO B   | GNDIO B | BSL3N   | BSL3P   | R      |   |
| T | GNDIO A | GNDIO A | ASL0P   | ASL0N     | GNDIO A | GNDIO A   | GNDIO A | VCCA    | AGND     | VCCA     | AGND  | AGND   | VCCA    | AGND    | VCCA    | GNDIO B | GNDIO B   | GNDIO B | BSL0N     | BSL0P   | GNDIO B | GNDIO B | T      |   |
| U | ASL1P   | ASL1N   | GNDIO A | GNDIO A   | GNDIO A | GNDIO A   | GNDIO A | VCCA    | VCCA     | VCCA     | AGND  | AGND   | VCCA    | VCCA    | VCCA    | GNDIO B | GNDIO B   | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | BSL1N   | BSL1P  | U |
| V | GNDIO A | GNDIO A | GNDIO A | GNDIO A   | GNDIO A | SCAN out3 | AGND    | VCCA    | AGND     | DNC      | DNC   | DIODEC | DIODEA  | AGND    | VCCA    | AGND    | SCAN out1 | CSN     | GNDIO B   | GNDIO B | GNDIO B | GNDIO B | V      |   |
| W | GNDIO A | GNDIO A | GNDIO A | GNDIO A   | GNDIO A | AGND      | AGND    | AGND    | AGND     | AGND     | AGND  | AGND   | AGND    | AGND    | AGND    | AGND    | AGND      | GNDIO B | GNDIO B   | GNDIO B | GNDIO B | GNDIO B | W      |   |
| X | GNDIO A | GNDIO A | GNDIO A | SCAN out2 | GNDIO A | AGND      | AGND    | AGND    | AGND     | AGND     | AGND  | AGND   | AGND    | AGND    | AGND    | AGND    | AGND      | GNDIO B | DNC       | GNDIO B | MISO    | MOSI    | X      |   |
| Y | GNDIO A | GNDIO A | GNDIO A | GNDIO A   | GNDIO A | AGND      | AGND    | OUTAN   | OUTAP    | AGND     | AGND  | AGND   | AGND    | OUTBP   | OUTBN   | AGND    | AGND      | GNDIO B | GNDIO B   | RSTN    | GNDIO B | GNDIO B | Y      |   |
| Z | X       | GNDIO A | GNDIO A | GNDIO A   | GNDIO A | AGND      | AGND    | AGND    | AGND     | AGND     | AGND  | AGND   | AGND    | AGND    | AGND    | AGND    | AGND      | GNDIO B | SCAN out0 | SCLK    | GNDIO B | X       | Z      |   |

Figure 6 – Pinout

5.3 Skew on HSSLs inputs




Figure 7 – Relative skews on HSSL, AOUT and Clock signals (values are in ps)


Those skew values are relative to the same reference. ASL1P skew value is 40.7 ps and ASL1N skew value is 34.7 ps. The relative skew value between ASL1P and ASL1N is 6.0 ps.

From ASL0P to ASL11P (and BSL0P to BSL11P ), P signal ball has a relative skew to N signal ball of 5.9 to 6.2 ps in excess.

For ASL15P and ASL13P (and BSL15P and BSL13P), P signal ball has a relative skew to N signal ball of 3.3 ps in excess.

For ASL14P and ASL12P (and BSL14P and BSL12P), P signal ball has a relative skew to N signal ball of 3.3 ps in excess.

With a special care on the board routing, it is possible to compensate the relative skew between differential serial links (N&P).



**Figure 8 – Routing compensation between P and N**

Additional routing in board to connect N compared to P will compensate for 0.966 mm that is  $0.966 \cdot \text{SQRT}(3.5) \cdot 3.335 \text{ ps} = 6.0 \text{ ps}$  in a board material with  $Dk = 3.5$ , so ASL0P to ASL11P (and BSL0P to BSL11P ) are well matched when considering package and board.

ASL12P, ASL13P, ASL13P, ASL14P, BSL12P, BSL13P, BSL13P and BSL14P which have only 3.3 ps in excess in package will be overcompensated by 6.0 ps in board.

If sufficient eye diagram is expected elsewhere then it could be neglected.

If eye diagram is expected too tight in width then an extra compensation of 0.43 mm can be added to P trace on board to add 2.7 ps.

## 5.4 Pinout table

Table 12. Pinout Table

| Pin Label             | Pin number  | Description   | Direction | Simplified electrical schematics |
|-----------------------|---|---|-----------|----------------------------------|
| <b>Power supplies</b> |   |   |           |                                  |
| AGND                  | A8, A9, A10, A13, A14, A15,<br>B8, B11, B12, B15,<br>C8, C9, C10, C11, C12, C13,<br>C14, C15,<br>D8, D11, D12, D15,<br>E9, E10, E11, E12, E13, E14,<br>F11, F12,<br>G11, G12,<br>N10, N13,<br>P9, P10, P13, P14,<br>R8, R9, R10, R13, R14, R15,<br>T9, T11, T12, T14,<br>U11, U12,<br>V7, V9, V14, V16,<br>W6, W7, W8, W9, W10, W11,<br>W12, W13, W14, W15, W16,<br>W17,<br>X6, X7, X8, X9, X10, X11, X12,<br>X13, X14, X15, X16, X17,<br>Y6, Y7, Y10, Y11, Y12, Y13,<br>Y16, Y17,<br>Z6, Z7, Z8, Z9, Z10, Z11, Z12,<br>Z13, Z14, Z15, Z16, Z17   | Analog ground<br>All ground pins must be<br>connected to a one solid<br>ground plane on PCB<br>Common ground  |           |                                  |
| DGND                  | A7, A16,<br>B7, B16,<br>C7, C16,<br>D7, D16,<br>E8, E15,<br>F9, F10, F13, F14,<br>G10, G13,<br>H7, H11, H12, H16,<br>J8, J11, J12, J15,<br>K7, K11, K12, K16,<br>L7, L11, L12, L16,<br>M7, M9, M11, M12, M14, M16,<br>N7, N9, N14, N16,<br>P8, P15,<br>R7, R16  | Digital ground<br>All ground pins must be<br>connected to a one solid<br>ground plane on PCB<br>Common ground |           |                                  |
| GNDIO                 | A2, A3, A4, A5, A18, A19, A20,<br>A21,<br>B1, B2, B5, B18, B21, B22,<br>C3, C4, C5, C18, C19, C20,<br>D1, D2, D5, D18, D21, D22,<br>E3, E4, E5, E6, E17, E18, E19,<br>E20,<br>F1, F2, F5, F6, F7, F16, F17,<br>F18, F21, F22,<br>G3, G4, G19, G20,<br>H1, H2, H5, H18, H21, H22,<br>J3, J4, J5, J18, J19, J20,<br>K1, K2, K5, K6, K17, K18, K21,<br>K22,<br>L3, L4, L5, L18, L19, L20,<br>M1, M2, M5, M6, M17, M18,<br>M21, M22,<br>N3, N4, N5, N18, N19, N20,<br>P1, P2, P5, P18, P21, P22,<br>R3, R4, R5, R18, R19, R20,<br>T1, T2, T5, T6, T7, T16, T17,<br>T18, T21, T22,<br>U3, U4, U5, U6, U7, U16, U17,<br>U18, U19, U20,<br>V1, V2, V3, V4, V19, V20, V21,<br>V22,<br>W1, W2, W3, W4, W5, W18,<br>W19, W20, W21, W22, | Ground for Input/Output<br>buffers  |           |                                  |

| Pin Label           | Pin number   | Description   | Direction | Simplified electrical schematics |
|---------------------|--|---|-----------|----------------------------------|
|                     | X3, X5, X18, X20,<br>Y1, Y2, Y4, Y5, Y18, Y19, Y21,<br>Y22,<br>Z2, Z5, Z18, Z21        |   |           |                                  |
| V <sub>CCA</sub>    | N11, N12,<br>P11, P12,<br>T8, T10, T13, T15,<br>U8, U9, U10, U13, U14, U15,<br>V8, V15 | Analog power supply   |           |                                  |
| V <sub>CCD_1B</sub> | H15, J16, K15, L15, M15, N15,<br>P16   | Digital power supply for<br>HSSL, ESStream and<br>SPI interface (core B)  |           |                                  |
| V <sub>CCD_1A</sub> | H8, J7, K8, L8, M8, N8, P7   | Digital power supply for<br>HSSL, ESStream and<br>SPI interface (core A)<br><br>Can be grounded if used<br>in single DAC mode |           |                                  |
| V <sub>CCD_2B</sub> | A17, B17, C17, D17, E16, F15,<br>G14, H13, H14, J13, J14, K13,<br>K14, L13, L14, M13   | Digital power supply for<br>DUC (core B)  |           |                                  |
| V <sub>CCD_2A</sub> | A6, B6, C6, D6, E7, F8, G9, H9,<br>H10, J9, J10, K9, K10, L9, L10,<br>M10              | Digital power supply for<br>DUC (core A)<br><br>Can be grounded if used<br>in single DAC mode                                 |           |                                  |
| V <sub>CCD_3</sub>  | R11, R12   | Digital power supply for<br>analog blocks   |           |                                  |
| V <sub>CCIO_B</sub> | G15, G16, G17, G18, H17, J17,<br>L17, N17, P17, R17                                    | Input/Output buffers<br>power supply (core B)   |           |                                  |
| V <sub>CCIO_A</sub> | G5, G6, G7, G8,<br>H6,<br>J6,<br>L6,<br>N6,<br>P6,<br>R6                               | Input/Output buffers<br>power supply (core A)<br><br>Can be grounded if used<br>in single DAC mode                            |           |                                  |
| <b>Clock signal</b> |  |   |           |                                  |
| CLKP<br>CLKN        | D13,<br>D14  | In phase and Out of<br>phase input clock signal   |           |                                  |

| Pin Label                          | Pin number  | Description  | Direction | Simplified electrical schematics |
|------------------------------------|---|--|-----------|----------------------------------|
| CLKOUTP<br>CLKOUTN                 | D10,<br>D9  | In phase and Out of phase out clock signal               | O         |                                  |
| <b>Analog signals</b>              |   |  |           |                                  |
| OUTBP<br>OUTBN                     | Y14,<br>Y15   | In phase analog output B<br>Out of phase analog output B | O         |                                  |
| OUTAP<br>OUTAN                     | Y9,<br>Y8   | In phase analog output A<br>Out of phase analog output A | O         |                                  |
| <b>Digital Input signals (CML)</b> |   |  |           |                                  |
| ASL0-15P,<br>ASL0-15N              | T3, T4,<br>U1, U2,<br>P3, P4,<br>R1, R2,<br>M3, M4,<br>N1, N2,<br>K3, K4,<br>L1, L2,<br>H3, H4,<br>J1, J2,<br>F3, F4,<br>G1, G2,<br>D3, D4,<br>E1, E2,<br>B3, B4,<br>C1, C2 | Channel A input data serial link 0 to15                  | I         |                                  |

| Pin Label                           | Pin number  | Description   | Direction | Simplified electrical schematics |
|-------------------------------------|---|---|-----------|----------------------------------|
| BSL0-15P,<br>BSL0-15N               | T20, T19,<br>U22, U21,<br>P20, P19,<br>R22, R21,<br>M20, M19,<br>N22, N21,<br>K20, K19,<br>L22, L21,<br>H20, H19,<br>J22, J21,<br>F20, F19,<br>G22, G21,<br>D20, D19,<br>E22, E21,<br>B20, B19,<br>C22, C21 | Channel B input data<br>serial link 0 to 15   | I         |                                  |
| <b>Digital output Signal (LVDS)</b> |   |   |           |                                  |
| SSOP,<br>SSON                       | A12,<br>A11   | In phase and out of<br>phase Slow Synchro<br>Output. $F_{SSO}=F_s/32$   | O         |                                  |
| SYNCOP,<br>SYNCON                   | B10,<br>B9  | In phase and out of<br>phase Sync Output.   | O         |                                  |
| <b>Digital I/O (CMOS)</b>           |   |   |           |                                  |
| SCLK                                | Z20   | SPI signal :<br>Input serial Clock<br><br>Serial data is shifted into<br>and out SPI<br>synchronously to this<br>signal on falling<br>transition of SCLK.<br><br>Internal pull-down | I         |                                  |
| MOSI                                | X22   | SPI signal:<br>Data Input signal<br>(Master Out Slave In)<br><br>Serial data input is<br>shifted into SPI while<br>CSN is active low<br><br>Internal pull-down                      | I         |                                  |
| CSN                                 | V18   | SPI signal<br>Input Chip Select signal<br>(Active low)  | I         |                                  |



| Pin Label                   | Pin number  | Description  | Direction | Simplified electrical schematics |
|-----------------------------|-------------|--|-----------|----------------------------------|
|                             |             | When this signal is active low, SCLK is used to clock data present on MOSI or MISO signal.<br>Internal pull-up   |           |                                  |
| RSTN                        | Y20         | SPI signal Input Digital asynchronous reset (Active low)<br><br>This signal allows to reset the internal value of SPI to their default value<br>Internal pull-up | I         |                                  |
| MISO                        | X21         | SPI signal Data output SPI signal (Master In Slave Out)<br><br>Serial data output is shifted out SPI while CSN is active low.                                    | O         |                                  |
| <b>DIGITAL INPUT (LVDS)</b> |             |  |           |                                  |
| SYNCP<br>SYNCP              | B13,<br>B14 | Differential Input Synchronization signal (LVDS)<br><br>Active high signal<br><br>Equivalent internal differential 100Ω input resistor                           | I         |                                  |
| <b>Miscellaneous</b>        |             |  |           |                                  |
| DiodeA,<br>DiodeC           | V13,<br>V12 | Junction Temperature Monitoring diode Anode<br>Junction Temperature Monitoring diode Cathode<br>Cathode must be connected to ground (AGND) externally            | I         |                                  |

| Pin Label  | Pin number                | Description   | Direction | Simplified electrical schematics |
|--|---------------------------|---|-----------|----------------------------------|
| SCAN_OUT0<br>SCAN_OUT1<br>SCAN_OUT2<br>SCAN_OUT3 | Z19,<br>V17,<br>X4,<br>V6 | Digital scan mode X<br>(0,1,2,3) output data<br>Internal use only | O         |                                  |
| DNC  | V10, V11,<br>X19,         | Do not connect  |           |                                  |

## 6. DEFINITION OF TERMS

Table 13. Definition of terms

| Abbreviation | Term                                | Definition  |
|--------------|-------------------------------------|---|
| (BER)        | <i>Bit Error Rate</i>               | percentage of bits with errors divided by the total number of bits that have been transmitted, received or processed over a given time period   |
| (FPBW)       | <i>Full power output bandwidth</i>  | Analog output frequency at which the fundamental component in the output spectrum has fallen by 3 dB with respect to the theoretical $\sin(x)/x$ curve, for output at Full Scale (0 dBFS).  |
| (Fs max)     | <i>Maximum conversion Frequency</i> | Maximum conversion frequency  |
| (Fs min)     | <i>Minimum conversion frequency</i> | Minimum conversion Frequency  |
| (SFDR)       | <i>Spurious free dynamic range</i>  | Ratio expressed in dB of the RMS signal amplitude, set at Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It is reported in dBc (i.e, related to output signal level).   |
| (HSL)        | <i>Highest Spur Level</i>           | Power of the highest spurious spectral component expressed in dBm   |
| (ENOB)       | <i>Effective Number Of Bits</i>     | ENOB is determinate from NPR measurement with the formula :<br>$\text{ENOB} = (\text{NPR}_{[\text{dB}]} +  \text{LF}_{[\text{dB}]}  - 3 - 1.76) / 6.02$ Where LF is the loading factor is the ratio between the Gaussian noise standard deviation versus amplitude full scale.  |
| (SNR)        | <i>Signal to noise ratio</i>        | SNR is determinate from NPR measurement with the formula :<br>$\text{SNR}_{[\text{dB}]} = \text{NPR}_{[\text{dB}]} +  \text{LF}_{[\text{dB}]}  - 3$ Where LF is the loading factor is the ratio between the Gaussian noise standard deviation versus amplitude full scale.  |
| (NPR)        | <i>Noise Power Ratio</i>            | The NPR is measured to characterize the DAC performance with broadband output signals. When applying a notch-filtered broadband gaussian-noise pattern as the input to the DAC under test, the Noise Power Ratio is defined as the ratio of the average noise measured on the shoulder of the notch and inside the notch on the same integration bandwidth.   |
| (DNL)        | <i>Differential non linearity</i>   | The Differential Non Linearity for a given code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there is no missing point and that the transfer function is monotonic.  |
| (INL)        | <i>Integral non linearity</i>       | The Integral Non Linearity for a given code i is the difference between the measured voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all  INL (i) .  |
| (TPD/TOD)    | <i>Output delay</i>                 | The analog output delay measured between the rising edge of the differential input data on serial lane (zero crossing point of 1 <sup>st</sup> bit of ESStream frame) to the zero crossing point of a full-scale analog output voltage step. TPD corresponds to the pipeline delay plus an internal propagation delay (TOD) including package access propagation delay and internal (on-chip) delays such as clock input buffers and DAC conversion time. |
| (VSWR)       | <i>Voltage Standing Wave Ratio</i>  | The VSWR corresponds to the insertion loss linked to power reflection. For example a VSWR of 1.2 corresponds to a 20dB return loss (ie. 99% power transmitted and 1% reflected).  |

|       |                                |   |
|-------|--------------------------------|---|
| (NRZ) | <i>Non Return to Zero mode</i> | <i>Non Return to Zero mode on analog output</i> |
| (RF)  | <i>Radio Frequency mode</i>    | <i>RF mode on analog output</i>                 |
| (2RF) | <i>Twice RF</i>                | <i>2RF mode on analog output</i>                |

## 7. PACKAGE DESCRIPTION

### 7.1 Type /Outline

#### HiTCE Ceramic Ball Grid Array CBGA480

- High TCE Glass-Ceramic substrate
- Body size : 20x20mm
- Number of balls : 480
- Conductor : cofired copper
- NiAu finish (FC and BGA sides)
- RoHS bumps

#### Package interconnection

- 22x22 BGA matrix (480 balls, 4 corner balls removed)
- 0.80mm ball pitch
- Ball type : RoHS SAC or Pb90Sn10 (2 variants available)
- MSL3 (non-hermetic)




Figure 9 – Ceramic package cross-section

7.2 Mechanical outline drawing

7.2.1 Mechanical outline drawing with SAC balls




Figure 10 – Mechanical outline drawing with SAC balls

7.2.2 Mechanical outline drawing with Pb90Sn10 balls




Figure 11 – Mechanical outline drawing with Pb90Sn10 balls

### 7.3 Thermal characteristics

**Table 14. Thermal characteristics**

| Parameter  | Symbol                          | Value | Unit    | Note      |
|--|---------------------------------|-------|---------|-----------|
| Thermal resistance from junction to bottom of balls          | Rth Junction to Bottom of balls | 3.33  | °C/Watt | (1)(2)    |
| Thermal resistance from junction to board (JEDEC JESD51-8)   | Rth junction - board            | 4.9   | °C/Watt | (1)(2)(4) |
| Thermal resistance from junction to top of lid               | Rth Junction – lid              | 1.86  | °C/Watt | (1)(2)    |
| Thermal resistance from junction to ambient (JEDEC standard) | Rth Junction – ambient          | 4.9   | °C/Watt | (1)(3)    |
| Delta temperature Hot spot – temperature from diode          |                                 | 6.5   | °C      |           |

**Notes:**

1. Rth are calculated from hot spot, not from average temperature of the die  
These figures are thermal simulation results (finite elements method) with nominal cases assuming a 8.13W power consumption:
  - Nominal supplies,
  - CLKOUT, SSO & SYNCO features OFF,
  - 2RF output mode,
  - interpolation by 4,
  - No beamforming,
  - Unused HSSLs are powered OFF
2. Assumptions : no air, pure conduction, no radiation
3. Assumptions:
  - Convection according to JEDEC
  - Still air
  - Horizontal 2s2p board
  - Board size 114.3 x 76.2 mm, 1.6 mm thickness
4. Assumptions: 2s2p board



## 8. THEORY OF OPERATION

The EV12DD700 is a 12-bit dual RF/microwave DAC with a high-speed serial interface based on the flexible, efficient and simple ESStream protocol. ESStream is an open, high efficiency serial interface protocol based on 14b/16b encoding. Its main benefits are low overhead and ease of hardware implementation. Each DAC core can convert either real data from the 16 High Speed Serial Lanes (HSSL) or complex data through their respective Digital Up-Converter (DUC). Each functions of the DAC can be controlled through a Serial Peripheral Interface (SPI).

An external high performance clock signal is necessary to clock the DAC cores. The clock management unit drives each core from this external clock signal and derives the different clock domains for the other circuit blocks such as the SERDES and along the digital data path.

The device can be operated in different output modes with respect to the performance targeted over the full operating bandwidth. The -3dB bandwidth is 25 GHz for a direct signal synthesis without up-conversion stages in the RF front-end. The appropriate output mode is selectable to achieve the best compromise between output power and dynamic range. NRZ/ RF and 2RF modes are used with a clock frequency signal up to 12 GHz and 24 GHz, respectively.

The output gain is adjustable and the output frequency response can be flattened by the anti-sinc function filter (A-SINC).

In real data mode (no interpolation), a very wide Nyquist Zone or maximum instantaneous bandwidth of 6 GHz is synthesized. 16 HSSLs at 12 Gbps per DAC core are used to provide the digital data to the device.

In complex data mode, interpolation factors (by 4, 8 or 16) can be applied to single cores or both to reduce the overall data rate and reduce the number of HSSLs. Innovative functions are available to control amplitude and phase delays as well as frequency in the digital data path. These functions are Beamforming (enabled by BEAM\_ENA), Beam Hopping (to hop up to 4 zones), Fast Frequency Hopping and DDS/chirp. Beamforming, Beam Hopping and DDS/chirp are configured through Serial Peripheral Interface (SPI). Fast Frequency Hopping can also be controlled through ASL0/BSL0 for fast reconfiguration. To allow better spectral efficiency, a DUC is used. This complex mixer translates baseband I/Q signal to digital LO frequency, thanks to a programmable 32-bit Numerically Controlled Oscillator (NCO).

The EV12DD700 is capable of multi-device synchronization in a deterministic latency manner either through a synchronization chaining approach or a point-to-point architecture. The SYNC signal can be propagated to another DAC (sync chain) through the SYNCO pin.

The DAC can provide a Slow Synchronous Output (SSO) frequency reference to the FPGA which is a programmable ratio of the input clock.

For a usage at high output frequencies where performance is reduced ( $F_{out} > 17\text{GHz}$ ), it is possible to send only 8-bit of data without affecting too much the dynamic performance of the DAC.

The list of available modes and their possible combination are found in Table 15 and Table 16.

**Table 15. List of modes in 12-bit mode**

|  | Nb of HSSL Core A | Nb of HSSL Core B | DUC Core A power | DUC Core B power | Number of channels |
|--|-------------------|-------------------|------------------|------------------|--------------------|
| Interpolation by 4 with core A                               | 8                 | 0                 | ON               | OFF              | Single             |
| Interpolation by 8 with core A                               | 4                 | 0                 | ON               | OFF              | Single             |
| Interpolation by 16 with core A                              | 2                 | 0                 | ON               | OFF              | Single             |
| Interpolation by 4 with core B                               | 0                 | 8                 | OFF              | ON               | Single             |
| Interpolation by 8 with core B                               | 0                 | 4                 | OFF              | ON               | Single             |
| Interpolation by 16 with core B                              | 0                 | 2                 | OFF              | ON               | Single             |
| Interpolation by 4 with core A & B                           | 8                 | 8                 | ON               | ON               | Dual               |
| Interpolation by 8 with core A & B                           | 4                 | 4                 | ON               | ON               | Dual               |
| Interpolation by 16 with core A & B                          | 2                 | 2                 | ON               | ON               | Dual               |
| Interpolation by 4 + Beamforming                             | 0                 | 8                 | ON               | ON               | Dual               |
| Interpolation by 8 + Beamforming                             | 0                 | 4                 | ON               | ON               | Dual               |
| Interpolation by 16 + Beamforming                            | 0                 | 2                 | ON               | ON               | Dual               |
| Interpolation by 4 + Beam-Hopping                            | 0                 | 8                 | ON               | ON               | Dual               |
| Interpolation by 8 + Beam-Hopping                            | 0                 | 4                 | ON               | ON               | Dual               |
| Interpolation by 16 + Beam-Hopping                           | 0                 | 2                 | ON               | ON               | Dual               |
| DDS/CHIRP mode with core A (interpolation by 4, 8 or 16)     | 0                 | 0                 | ON               | OFF              | Single             |
| DDS/CHIRP mode with core B (interpolation by 4, 8 or 16)     | 0                 | 0                 | OFF              | ON               | Single             |
| DDS/CHIRP mode with core A & B (interpolation by 4, 8 or 16) | 0                 | 0                 | ON               | ON               | Dual               |
| <b>Frequency Hopping programmed by SPI</b>                   |                   |                   |                  |                  |                    |
| Frequency Hopping (interpolation by 4) with core A           | 8                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 8) with core A           | 4                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 16) with core A          | 2                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 4) with core B           | 0                 | 8                 | OFF              | ON               | Single             |

|   | Nb of HSSL Core A | Nb of HSSL Core B | DUC Core A power | DUC Core B power | Number of channels |
|---|-------------------|-------------------|------------------|------------------|--------------------|
| Frequency Hopping (interpolation by 8) with core B      | 0                 | 4                 | OFF              | ON               | Single             |
| Frequency Hopping (interpolation by 16) with core B     | 0                 | 2                 | OFF              | ON               | Single             |
| Frequency Hopping (interpolation by 4) with core A & B  | 8                 | 8                 | ON               | ON               | Dual               |
| Frequency Hopping (interpolation by 8) with core A & B  | 4                 | 4                 | ON               | ON               | Dual               |
| Frequency Hopping (interpolation by 16) with core A & B | 2                 | 2                 | ON               | ON               | Dual               |
| <b>Frequency Hopping programmed by HSSL0</b>            |                   |                   |                  |                  |                    |
| Frequency Hopping (interpolation by 4) with core A      | 9                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 8) with core A      | 5                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 16) with core A     | 3                 | 0                 | ON               | OFF              | Single             |
| Frequency Hopping (interpolation by 4) with core B      | 0                 | 9                 | OFF              | ON               | Single             |
| Frequency Hopping (interpolation by 8) with core B      | 0                 | 5                 | OFF              | ON               | Single             |
| Frequency Hopping (interpolation by 16) with core B     | 0                 | 3                 | OFF              | ON               | Single             |
| Frequency Hopping (interpolation by 4) with core A & B  | 9                 | 9                 | ON               | ON               | Dual               |
| Frequency Hopping (interpolation by 8) with core A & B  | 5                 | 5                 | ON               | ON               | Dual               |
| Frequency Hopping (interpolation by 16) with core A & B | 3                 | 3                 | ON               | ON               | Dual               |
| Real data with core A                                   | 16                | 0                 | OFF              | OFF              | Single             |
| Real data with core B                                   | 0                 | 16                | OFF              | OFF              | Single             |
| Real data with core A & B                               | 16                | 16                | OFF              | OFF              | Dual               |
| Test mode (ramp, flash, static value etc...)            | 0                 | 0                 | OFF              | OFF              | Single or dual     |

Table 16. Possible combination of operating modes

- ✓ Modes are compatible  
 ■ Modes are not compatible

|                                | No interpolation (real data) | DUC interpolation (4, 8 or 16) | BFM/BH (2, 3 or 4 zones) | DDS (ramp, sinewave or chirp) | FH (phase reset or continuous) | DAC output mode (NRZ, RF, 2RF) | 8-bit/12-bit | Gain adjust | A-SINC | Test mode (ramp or flash) |
|--------------------------------|------------------------------|--------------------------------|--------------------------|-------------------------------|--------------------------------|--------------------------------|--------------|-------------|--------|---------------------------|
| No interpolation (real data)   | ✓                            | ■                              | ■                        | ■                             | ■                              | ✓                              | ✓            | ✓           | ✓      | ✓                         |
| DUC interpolation (4, 8 or 16) | ■                            | ✓                              | ✓                        | ✓                             | ✓                              | ✓                              | ✓            | ✓           | ✓      | ■                         |
| BFM/BH (2, 3 or 4 zones)       | ■                            | ✓                              | ■                        | ■                             | ✓                              | ✓                              | ✓            | ✓           | ✓      | ■                         |
| DDS (ramp, sinewave or chirp)  | ■                            | ✓                              | ■                        | ■                             | ■                              | ✓                              | ✓            | ✓           | ✓      | ■                         |
| FH (phase reset or continuous) | ■                            | ✓                              | ✓                        | ■                             | ■                              | ✓                              | ✓            | ✓           | ✓      | ■                         |
| DAC output mode (NRZ, RF, 2RF) | ✓                            | ✓                              | ✓                        | ✓                             | ✓                              | ■                              | ✓            | ✓           | ✓      | ✓                         |
| 8-bit/12-bit                   | ✓                            | ✓                              | ✓                        | ✓                             | ✓                              | ✓                              | ■            | ✓           | ✓      | ✓                         |
| Gain adjust                    | ✓                            | ✓                              | ✓                        | ✓                             | ✓                              | ✓                              | ✓            | ■           | ✓      | ✓                         |
| A-SINC                         | ✓                            | ✓                              | ✓                        | ✓                             | ✓                              | ✓                              | ✓            | ✓           | ■      | ✓                         |
| Test mode (ramp or flash)      | ✓                            | ■                              | ■                        | ■                             | ■                              | ✓                              | ✓            | ✓           | ✓      | ■                         |

### 9. SERIAL PERIPHERAL INTERFACE (SPI)

The digital interface is a standard SPI with:

- 16 bits for the address A[15] to A[0] including a R/W bit (A[15] = R/W, being A[15] is the MSB);
- 16 bits of data D[15] to D[0] with D[15] the MSB.

5 signals are required:

- RSTN for the SPI reset;
- SCLK for the SPI clock;
- CSN for the Chip Select;
- MISO for the Master In Slave Out SPI Output
- MOSI for the Master Out Slave In SPI Input.

The MOSI sequence should start with one R/W bit (A[15]):

- R/W = 0 is a read instruction
- R/W = 1 is a write instruction

Writing instruction on a 16-bit register (R/W = 1):




Figure 12 - SPI writing timing

Reading instruction on a 16-bit register (R/W = 0):




Figure 13 - SPI reading timing

See section Table 9 for SPI timing characteristics (max clock frequency, ...)

## 10. ESISTREAM SERIAL DATA INTERFACE

### 10.1 Serial link Analog Front End

The serial link receiver can be tuned according to its input data rate and lane length. Cut-off frequency can be set by SPI for each lane.

### 10.2 Serial link protocol

The EV12DD700 offers a high speed serial interface to receive data; it has 32 high speed serial lanes (16 per core) running at a ratio of the external clock frequency depending on interpolation ratio (see interpolation chapter). It uses the protocol ESStream to optimize efficiency, simplicity and latency.

More information on the ESStream protocol can be found on [www.esistream.com](http://www.esistream.com).

The ESStream protocol is a 14b/16b encoding based on 14 scrambled bits along with 2 overhead bits: clock bit and disparity bit. Applied onto the EV12DD700, the 16 bits frames are as follows:




Figure 14: ESStream frame with EV12DD700

DB being the disparity bit, CLK the clock bit, CB1 and CB2 the control bit of the DAC and bit 11 to 0 contains the DAC sample. Bit 13 to 0 are scrambled using an LSFR (Linear Feedback Shift Register) that generate the PRBS (Pseudo-Random Binary Sequence). The frames are transmitted LSB first.

### 10.3 Serial link implementation

The table below illustrates the way serial lanes are implemented depending on the considered modes (Real or Complex input data and interpolation ratio).

Note that for high output frequencies where performance is reduced ( $F_{out} > 17\text{GHz}$ ), it is possible to send only 8-bit of data without affecting too much dynamic performance. In that case, the way of sending data is illustrated in the column 8 bit DATA case.

Table 17. Serial lanes implementation depending on modes

| INTERPOLATION              | 12 BITS DATA SIZE   |                   |                   |                   | 8 BITS DATA SIZE    |                   |                   |                   |                  |                 |                  |                 |
|----------------------------|---------------------|-------------------|-------------------|-------------------|---------------------|-------------------|-------------------|-------------------|------------------|-----------------|------------------|-----------------|
|                            | REAL DATA           | COMPLEX DATA      |                   |                   | REAL DATA           | COMPLEX DATA      |                   |                   |                  |                 |                  |                 |
|                            | 1                   | 4                 | 8                 | 16                | 1                   | 4                 |                   | 8                 |                  | 16              |                  |                 |
| SERIAL LANE NUMBER         | [11:0]              | [11:0]            | [11:0]            | [11:0]            | [11:4]<br>8 bits    | [3:0]<br>4 bits   | [11:4]<br>8 bits  | [3:0]<br>4 bits   | [11:4]<br>8 bits | [3:0]<br>4 bits | [11:4]<br>8 bits | [3:0]<br>4 bits |
| ASL0/BSL0                  | n                   | special data      | special data      | special data      | n                   | n+1 (LSB)         | special data      |                   | special data     |                 | special data     |                 |
| ASL1/BSL1                  | n+1                 | n (I)             | n (I)             | n (I)             | n+2                 | n+1 (MSB)         | n (I)             | n+1 (I) (LSB)     | n (I)            | unused          | n (I)            | unused          |
| ASL2/BSL2                  | n+2                 | n (Q)             | n (Q)             | n (Q)             | n+3                 | n+4 (LSB)         | n (Q)             | n+1 (Q) (LSB)     | n (Q)            | n+1 (Q) (LSB)   | n (Q)            | unused          |
| ASL3/BSL3                  | n+3                 | n+1 (I)           | n+1 (I)           |                   | n+5                 | n+4 (MSB)         | n+2 (I)           | n+1 (I) (MSB)     | n+1 (I)          | n+1 (Q) (MSB)   |                  |                 |
| ASL4/BSL4                  | n+4                 | n+1 (Q)           | n+1 (Q)           |                   | n+6                 | n+7 (LSB)         | n+2 (Q)           | n+1 (Q) (MSB)     |                  |                 |                  |                 |
| ASL5/BSL5                  | n+5                 | n+2 (I)           |                   |                   | n+8                 | n+7 (MSB)         | n+3 (I)           | unused            |                  |                 |                  |                 |
| ASL6/BSL6                  | n+6                 | n+2 (Q)           |                   |                   | n+9                 | n+10 (LSB)        | n+3 (Q)           | unused            |                  |                 |                  |                 |
| ASL7/BSL7                  | n+7                 | n+3 (I)           |                   |                   | n+11                | n+10 (MSB)        |                   |                   |                  |                 |                  |                 |
| ASL8/BSL8                  | n+8                 | n+3 (Q)           |                   |                   | n+12                | n+13 (LSB)        |                   |                   |                  |                 |                  |                 |
| ASL9/BSL9                  | n+9                 |                   |                   |                   | n+14                | n+13 (MSB)        |                   |                   |                  |                 |                  |                 |
| ASL10/BSL10                | n+10                |                   |                   |                   | n+15                | unused            |                   |                   |                  |                 |                  |                 |
| ASL11/BSL11                | n+11                |                   |                   |                   |                     |                   |                   |                   |                  |                 |                  |                 |
| ASL12/BSL12                | n+12                |                   |                   |                   |                     |                   |                   |                   |                  |                 |                  |                 |
| ASL13/BSL13                | n+13                |                   |                   |                   |                     |                   |                   |                   |                  |                 |                  |                 |
| ASL14/BSL14                | n+14                |                   |                   |                   |                     |                   |                   |                   |                  |                 |                  |                 |
| ASL15/BSL15                | n+15                |                   |                   |                   |                     |                   |                   |                   |                  |                 |                  |                 |
| DATA and LANE number       | 16 DATA on 16 LANES | 4 DATA on 8 LANES | 2 DATA on 4 LANES | 1 DATA on 2 LANES | 16 DATA on 11 LANES | 4 DATA on 6 LANES | 2 DATA on 3 LANES | 1 DATA on 2 LANES |                  |                 |                  |                 |
| NUMBER OF ESISTREAM ENABLE | 16                  | 8+1               | 4+1               | 2+1               | 11                  | 6+1               | 3+1               | 2+1               |                  |                 |                  |                 |

Note:

1. Special data = HSSL0 used for fast programming of frequency hopping
2. Unused HSSLs must remain open (not connected). It is recommended to power down unused HSSLs. Refer to Table 52 and Table 53.
3. HSSLs are designed to support cold sparing (active signal while circuit is powered down)

## 11. MAIN FUNCTIONALITIES

### 11.1 Gain adjustment

A 10 bit accuracy gain tuning (5-bit Coarse and 5-bit Fine) is implemented to adjust each DAC output gain individually in the range of  $\pm 10\%$  of the analog full-scale. A 5 bit LSB DAC is implemented within the A-SINC function and 5-bit MSB DAC is implemented within the DAC analog core block.




Figure 15: Gain adjustment through  $x\_GAIN\_CAL$  &  $GAIN\_DAC\_CORE$

The 5 LSB bit are set by SPI via registers  $A\_GAIN\_CAL$  and  $B\_GAIN\_CAL$ .  
The total gain for core  $x$  ( $x=A$  or  $B$ )

$$G = (1 - x\_SINC\_GAIN\_CAL \cdot 2^{-12}) \times (0.9 + GAIN\_DAC\_CORE \cdot 0.00625)$$

#### Example with gain attenuation:

For example, if  $F_{out} = 10\text{MHz}$ , NRZ mode, no Beam-Forming: If the output differential signal on OUTA has  $1.07\text{Vpp}$  swing, this value can be adjusted to  $1\text{Vpp}$  by applying a  $1/1.07=0.934579$  attenuation.

We have to adjust first the MSB part of the gain (analog adjustment). To get near  $0.934579$ ,  $GAIN\_DAC\_CORE$  must be set to 6 (the highest integer value close to  $0.934579/0.00625=5.53$ ), so corresponding attenuation value is  $0.00625 \cdot 6 = 0.0375$  which is higher than the desired one, that is why it is necessary to use  $x\_GAIN\_CAL$  adjustment.

$$1 - x\_GAIN\_CAL \cdot 2^{-12} = \frac{0.934579}{0.9 + 0.0375} = 0.996884$$

We deduce that:  $A\_GAIN\_CAL = (1 - 0.996884) \cdot 2^{12} \sim 13$ .

#### Example with Gain amplification:

To get a  $1.073247$  Gain value, we have to set:  $GAIN\_DAC\_CORE = 28$ ,  $A\_GAIN\_CAL = 7$ . We obtain:  $G = 1.07316$ .

### 11.2 DAC output modes

Three possible output modes are proposed and can be selected via the SPI

- Classical Non Return to Zero (NRZ) mode
- Radio Frequency (RF) mode
- 2RF mode

The output response in the different modes is represented in the graph below (assuming a 12GHz clock rate in NRZ and RF modes and 24GHz clock rate in 2RF mode) over 5 Nyquist zones.




Figure 16 – Max available output power (Pout) vs output frequency (Fout) in the two output modes over four Nyquist zones

- NRZ mode offers max power for 1<sup>st</sup> operation
- RF mode offers maximum power over 2<sup>nd</sup> and 3<sup>rd</sup> Nyquist operation
- 2RF mode offers maximum power over 3<sup>rd</sup>, 4<sup>th</sup> and 5<sup>th</sup> Nyquist operation (6GHz Nyquist zone with 24GHz clock rate)

#### 11.2.1 NRZ output mode

This mode does not allow for operation in the 2<sup>nd</sup> Nyquist zone because of the  $\sin(x)/x$  notch. The advantage is that it gives good results at the beginning of the 1<sup>st</sup> Nyquist zone; it also removes the parasitic spur at the clock frequency (in differential). This legacy mode provides the highest output power at the beginning of the 1<sup>st</sup> Nyquist zone.




Figure 17 – NRZ mode timing diagram

### 11.2.2 RF output mode

RF mode is optimal for operation at high output frequency. Unlike NRZ mode, the RF mode presents notches at DC and  $2N \cdot F_s$ , and minimum attenuation close to  $F_{out} = F_s$ . ( $F_s$  corresponding to the frequency of the external clock).

Advantages:

- Optimized for operations over the second half of the 2<sup>nd</sup> Nyquist zone or over the 3<sup>rd</sup> Nyquist zone;
- Extended dynamic;

Weakness:

- By construction clock spur at  $F_s$ .
- Next clock spur pushed to  $2 \cdot F_s$ .




Figure 18 – RF mode timing diagram

### 11.2.3 2RF output mode

2RF mode is optimal for operation at high output frequency when output power of RF mode is beginning to decrease. The 2RF mode presents notches at DC and  $(2N+1) \cdot F_c/2$  and minimum attenuation close to  $F_{out} = F_c$ . ( $F_c$  corresponding to the frequency of the external clock)

Advantages:

- Optimized for operation in K-band ( $F_{out}$  close to  $F_s$ ) (High Pout, quite flat)

Weakness:

- Requires a clock at twice the speed of NRZ or RF mode
- +130mW in this mode for a Dual DAC






Figure 19 – 2RF mode timing diagram

### 11.3 Clock out

The DAC can provide to another DAC an image of its reference clock, adding 60 fs rms jitter to the reference clock.

### 11.4 SSO

The DAC can provide for frequency loop or synchronization a programmable ratio of the input clock to keep this reference close to 375 MHz as needed by the FPGA.

SSO output frequency =  $F_s/M$  with M equal to 32, 16, 8 or 4 and  $F_s$  the sampling frequency

In NRZ and RF mode:

$$F_s = F_c$$

For example, if  $F_c$  is 12GHz, the user have to choose the division by 32 to get 375MHz.

In 2RF mode:

$$F_s = F_c/2$$

For example, if  $F_c$  is 24GHz, the user have to choose the division by 64 to get 375MHz.

### 11.5 SYNC

The SYNC signal is mandatory in order to have deterministic timing for the 2 cores synchronization and for multiple component time alignment. Thus it is necessary to send a SYNC pulse after power-up so that the DAC timing circuitry starts in a deterministic way. This pulse resets the different dividers on the clock path and ensures that all the timing circuitry restarts deterministically. It also starts the synchronization sequence of the serial interface. It also resets the test modes to their initial value.

For multiple components, clock tree will be aligned.

In order to get a deterministic alignment, a specific SPI procedure has to be launched.

(this procedure will be detailed later on)

### 11.6 SYNCO

The SYNC signal can be provided to another DAC for multi DAC synchronization.

### 11.7 Die temperature monitoring diode

Two pins are provided so that the temperature diode can be probed using standard temperature sensors. Diode C must be connected to GND. A current reference between 100 $\mu$ A and 1 mA is required.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers.




Figure 20: Temperature diode

## 11.8 DIGITAL processing Functions

### 11.8.1 Top level description

The digital signal processing implements a programmable anti-sinc filter, a programmable complex mixer, digital conversion (DUC), beamforming and direct digital synthesis (DDS) as illustrated in Figure 21.

For each DAC, the signal processing path is made of 1 DUC containing:

- 4 interpolations stages
- 1 gain and delay stages for beam forming
- 1 sinc compensation
- 1 frequency hopping table

Frequency hopping, gain and phase stages, interpolation filter and SINC compensation block are controlled through SPI.

The DUC can be configured for interpolation with a factor of 4, 8 or 16. The complex mixer can be programmed with a frequency resolution of 32 bit. The mixer can also be programmed for DDS mode in which it generates either a CW or a chirp pattern, selectable by the user. The beamforming functionality consists of a programmable delay from -8.5 to 7.5 samples with a fractional delay resolution of 7 bit and a programmable gain with a range of  $\pm 12.5\%$  and a resolution of 10 bit. The anti-sinc filter intended to compensate for the DAC pulse shape has two programmable coefficients.




Figure 21 – Signal path with DUC

### 11.8.2 Interpolation

Flexible interpolation is embedded to minimize serial link data transport and simplify digital baseband processing.

The supported interpolation factors are  $M=\{1, 4, 8, 16\}$ . Each DAC can have different interpolation ratio.

It should be noted that interpolation by 1 (no interpolation) is only supported with real data, i.e. no I/Q.


### 11.8.2.1 Interpolation stage 1

Each Interpolation stage implements upsampling by 2 followed by a half-band filter. The first interpolation stage filter has been designed with 85% of a Nyquist zone bandwidth and a -70dBc ripple in the stop band. Table 18 lists the coefficients used in the filter.

**Table 18. Fixed point coefficients of interpolation stage 1 filter**

| Index | Coefficient | Index | Coefficient | Index | Coefficient | Index | Coefficient |
|-------|-------------|-------|-------------|-------|-------------|-------|-------------|
| 0     | 0           | 15    | 218         | 31    | 10396       | 47    | -316        |
| 1     | 0           | 16    | 0           | 32    | 16384       | 48    | 0           |
| 2     | 0           | 17    | -316        | 33    | 10396       | 49    | 218         |
| 3     | 8           | 18    | 0           | 34    | 0           | 50    | 0           |
| 4     | 0           | 19    | 448         | 35    | -3376       | 51    | -146        |
| 5     | -16         | 20    | 0           | 36    | 0           | 52    | 0           |
| 6     | 0           | 21    | -628        | 37    | 1920        | 53    | 96          |
| 7     | 32          | 22    | 0           | 38    | 0           | 54    | 0           |
| 8     | 0           | 23    | 882         | 39    | -1264       | 55    | -57         |
| 9     | -57         | 24    | 0           | 40    | 0           | 56    | 0           |
| 10    | 0           | 25    | -1264       | 41    | 882         | 57    | 32          |
| 11    | 96          | 26    | 0           | 42    | 0           | 58    | 0           |
| 12    | 0           | 27    | 1920        | 43    | -628        | 59    | -16         |
| 13    | -146        | 28    | 0           | 44    | 0           | 60    | 0           |
| 14    | 0           | 29    | -3376       | 45    | 448         | 61    | 8           |
|       |             | 30    | 0           | 46    | 0           |       |             |

In the signal path shown in Figure 22, the first interpolation factor is 4 and the fractional filter (Farrow filter described in Figure 23) is after the first interpolation by 2 stage. There are also 2 optional interpolation stages to make the overall interpolation factor 8 or 16. The fractional delay should be in the range  $\pm 0.5/f_{\text{dac}}$  at the output where :  $f_{\text{dac}} = F_s$  (NRZ or RF mode) or  $F_s/2$  in 2RF mode case.




**Figure 22 – Signal path before mixer**

The Farrow structure is suitable for implementation of such a fractional delay filters. A delay corresponds to  $\exp(-j\omega Td)$ . The Taylor expansion is:

$$\exp(-j\omega Td) \approx 1 - j\omega Td + \frac{(j\omega Td)^2}{2} - \frac{(j\omega Td)^3}{6} + \frac{(j\omega Td)^4}{24} + \dots$$

This can be approximated using the structure shown in Figure 23.



Where :

$$H_0(\omega T) \approx 1$$

$$H_1(\omega T) \approx -j\omega T$$

$$H_2(\omega T) \approx -(\omega T)^2/2$$

$$H_3(\omega T) \approx j(\omega T)^3/6$$

Figure 23 – Farrow filter implementation

Farrow filter is built with 4 sub-filters all with a filter order of 4. The first filter is a pure delay. Since interpolation changes the sampling rate of the signal out of the Farrow filter the delay scales with the interpolation factor. Therefore the delay parameter must be internally scaled by the interpolation factor as shown in Table 19. First interpolation filter of EV12DD700 supports a relative signal band of 0.85.

Table 19. Delay parameter scaling vs. interpolation factor ( $f_{dac} = F_s$  (NRZ or RF mode) or  $F_s/2$  in 2RF mode).

| M  | Delay $t_d/f_{dac}$ | Delay $t_d/f_{farrow}$ |
|----|---------------------|------------------------|
| 4  | $\pm 0.5$           | $\pm 0.25$             |
| 8  | $\pm 0.5$           | $\pm 0.125$            |
| 16 | $\pm 0.5$           | $\pm 0.0625$           |

As the Farrow filter is preceded by interpolation by two, the signal band is  $0.85/2 = 0.425$ . According to the table above, the maximum range of the delay parameter is  $\pm 0.25$  of a clock period at sampling rate  $f_{farrow} = 2f_{dac}/M$ .

### 11.8.2.2 Interpolation stage 2

Interpolation stage 2 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 42.5% bandwidth and a -70dBc ripple in the stop band. Table 20 lists the coefficients used in the filter.

Table 20. Fixed point coefficients of interpolation stage 2 filter

| Index | Coefficient | Index | Coefficient | Index | Coefficient | Index | Coefficient |
|-------|-------------|-------|-------------|-------|-------------|-------|-------------|
| 0     | 0           | 7     | -8          | 15    | 1248        | 23    | -4          |
| 1     | 0           | 8     | 0           | 16    | 2048        | 24    | 0           |
| 2     | 0           | 9     | -4          | 17    | 1248        | 25    | -8          |
| 3     | -1          | 10    | 0           | 18    | 0           | 26    | 0           |
| 4     | 0           | 11    | 73          | 19    | -288        | 27    | 4           |
| 5     | 4           | 12    | 0           | 20    | 0           | 28    | 0           |
| 6     | 0           | 13    | -288        | 21    | 73          | 29    | -1          |
|       |             | 14    | 0           | 22    | 0           |       |             |

### 11.8.2.3 Interpolation stage 3

Interpolation stage 3 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 21.25% bandwidth and a -70dBc ripple in the stop band. Table 21 lists the coefficients used in the filter.

**Table 21. Fixed point coefficients of interpolation stage 3 filter**

| Index | Coefficient | Index | Coefficient |
|-------|-------------|-------|-------------|
| 0     | 0           | 11    | 17          |
| 1     | 0           | 12    | 0           |
| 2     | 0           | 13    | -113        |
| 3     | 0           | 14    | 0           |
| 4     | 0           | 15    | 608         |
| 5     | 0           | 16    | 1024        |
| 6     | 0           | 17    | 608         |
| 7     | 0           | 18    | 0           |
| 8     | 0           | 19    | -113        |
| 9     | 0           | 20    | 0           |
| 10    | 0           | 21    | 17          |

### 11.8.2.4 Interpolation stage 4

Interpolation stage 4 implements upsampling by two followed by a half-band filter. The interpolation filter has been designed with 10.625% bandwidth and a -70dBc ripple in the stop band. Table 22 lists the coefficients used in the filter.

**Table 22. Fixed point coefficients of interpolation stage 4 filter**

| Index | Coefficient | Index | Coefficient |
|-------|-------------|-------|-------------|
| 0     | 0           | 10    | 0           |
| 1     | 0           | 11    | 0           |
| 2     | 0           | 12    | 0           |
| 3     | 0           | 13    | -1          |
| 4     | 0           | 14    | 0           |
| 5     | 0           | 15    | 9           |
| 6     | 0           | 16    | 16          |
| 7     | 0           | 17    | 9           |
| 8     | 0           | 18    | 0           |
| 9     | 0           | 19    | -1          |

### 11.8.2.5 Interpolation Filters Transfer Function

The transfer function of Interpolation filters are shown in the figures below:




Figure 24 – Interpolation filter for orders 4, 8 and 16 and bandpass behavior for each order.




Figure 25 – Interpolation filters, zoom of stopband

Above figure represents interpolation filter frequency response that is translated by DUC. The global transfer function is symmetrical around digital Lo.

11.8.3 NCO

The NCO generates one or more sinusoidal signals. NCO is using a table combined with the CORDIC algorithm. The most significant bits are generated by the table while the least significant bits are generated by the CORDIC. The input to the sine generator is generated by an accumulator (integrator) shown in Figure 26. This signal (acc\_out) is always positive and wrap at  $2^{n_{acc}}$ . This means that the phase of the sinusoid is:

$$ph_{sig} = 2\pi \cdot acc\_out / 2^{n_{acc}}$$




Figure 26 – Phase accumulator

11.8.4 CORDIC

The CORDIC algorithm can be used in rotation mode to calculate sine and cosine of an angle. Starting with a vector

$$v0 = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

where the first value represent cosine and the second sine, the values for angle  $\beta$  can be calculated by multiplying with a rotation matrix:

$$v_i = R_i \cdot v_{i-1}$$

The rotation matrix  $R_i$  is:

$$R_i = \begin{bmatrix} \cos(\beta_i) & -\sin(\beta_i) \\ \sin(\beta_i) & \cos(\beta_i) \end{bmatrix}$$

To calculate both the cos and sin values for a phase  $\beta$  we can use a combination of tables and CORDIC as shown in Figure 27.




Figure 27 – Sine table/CORDIC cos/sin generator

The input signal  $in = acc\_out / 2^{n_{acc}}$  rounded to  $n_{tot}$  bit is split into a msb part that controls the tables and a LSB part that controls the CORDIC stages. There are  $n_t$  bit in the tables and  $n_c = n_{tot} - n_t$  bit in the cordic stages. The rotation matrix for  $i = n_t + 1, \dots, n_{tot}$  is  $R_i$ .

To simplify the implementation it is possible to consider that:

$$R_i = \frac{1}{\sqrt{1 + (2^{-i} B_i)^2}} \begin{bmatrix} 1 & -2^{-i} B_i \\ 2^{-i} B_i & 1 \end{bmatrix}$$

where  $B_i$  is 1 or -1. All factors in front of the matrix are now independent of the bits and we can combine all factors to a single fixed factor before the CORDIC stages.

11.8.5 Sine/Cos Tables

The number of bit into the sin and cos table is  $n_t = 10$ . In order to simplify the address decoding in the table it is better to add a shift of 0.5 LSB to the input argument before calculating the values to be stored. This is illustrated in Figure 28 for  $n_t = 3$ .






Figure 28 – Sine table values

In this case we only need to store the x value in one table and the y value in the other. It is now possible to generate all output values by swapping the x and y values and/or changing the sign. In the general case only 1/8 of the output values need to be stored in each table.

11.8.6 Phase Truncation

The output of the accumulator is 32 bit. Offsets are added and the input to the table/cordic stage is rounded to 16 bit. This rounding may introduce a phase offset. This offset can be suppressed by shaping of the truncation error. The shaper is shown in Figure 29 and can be bypassed. There is one shaper for each branch of the 16 parallel samples. The LSB of the output is fed back to the input in way such that the average DC level of the rounding error is 0. The selection/bypass is shown in Figure 30.




Figure 29 – Truncation error shaper




Figure 30 – NCO Truncation selection

11.8.7 Digital Up Conversion (DUC)

To allow better spectral efficiency, a Digital Up Conversion (DUC) is used. This complex mixer translates baseband I/Q signal to digital LO frequency, thanks to a programmable 32 bit numerically controlled oscillator (NCO), set by SPI. The tuning is done with NCO and allows phase alignment between two DAC outputs.

Digital LO frequency =  $\frac{NCOregister}{2^{32}} \cdot \frac{fdac}{2}$   
 With fdac = Fs (NRZ or RF mode) or Fs/2 in 2RF mode




Figure 31 – Digital Up Conversion Block diagram




Figure 32 – Digital Up Conversion Principle

Each DAC has its own DUC pattern. Only one NCO frequency is possible for each DAC. This NCO frequency is set by SPI and can be different for each DAC as illustrated on the figure below.

11.8.8 Beamforming and beam-hopping

Instead of setting gain and phase on board, this DAC proposes “Beam Forming” to compensate this parameter digitally as depicted hereafter. The same input data is provided to both DAC cores cutting by 2 the number of required serial lanes but DAC gain/delay control is individual.




Figure 33 – Beam-forming (Digital Butler Matrix) principle

The DAC integrates a beam hopping which modifies beam-forming parameters (time delay and gain) dynamically when beam-forming is used, allowing new beam characteristics (loop on 2, 3 or 4 locations). SPI is used to program the 4 setting sets for time delay and gain. Input data flux is sent to DAC B only.

An on-board programmable 4-state beam hopping pattern register bank can allow pre compute beam plan. It is possible to do the loop on only 2 or 3 settings (selection of the number of locations is done via SPI). The N settings (gain on 10 bit and coarse time delay on 7 bit and fine time delay on 4 bit) are written in SPI registers via 3\*N SPI instructions.

In order to switch from setting S to setting S+1, a trigger must be sent in write only register TRIG\_BH.

The delay can be implemented as a time delay or a phase shifter as shown in Figure 34. Using time delay is preferred since phase shifters cause squinting, i.e. the direction of the beam will be frequency dependent.




Figure 34 – Time delay a) and phase shifter b)

The delay in the signal path is implemented as a fractional delay filter where the delay can be up to 0.5 clock cycle (it is also possible to add whole clock cycles of delay). The sampling rate of the filter depends on the interpolation factor.

**Table 23. Beam-forming/Beam-hopping specifications**

|                              | Specification  |
|------------------------------|--|
| Gain resolution              | 10 bit   |
| Gain range                   | ±12.5% of DAC Full Scale   |
| Time delay fine adjustment   | 7 bit<br>Range: ±0.5*Ts  |
| Time delay coarse adjustment | 4 bit (step of Ts)<br>Range: 15 Ts<br>(Ts being the sampling period) |

The sampling rate for different interpolation factors is shown in the table below.

**Table 24. Delay Filter Sampling Rate vs. Interpolation factor**

| Interpolation factor | $F_s = 1/T_s$ |
|----------------------|---------------|
| 4                    | $f_{dac}/2$   |
| 8                    | $f_{dac}/4$   |
| 16                   | $f_{dac}/8$   |

With  $f_{dac} = F_s$  (NRZ or RF mode) or  $F_s/2$  in 2RF mode

SPI is used to program beamforming parameters (Gain and Time delay) on each DAC Core. Input data flux is sent to DAC B only (HSSLs from DAC A can be powered down).

The gain and time delay settings are written in SPI registers via 3 SPI instructions (1 SPI instruction for Gain and 2 SPI instructions for Time delay). Then one SPI instruction for trigger (TRIG\_BH) is needed to activate the programmed settings.

#### 11.8.8.1 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 4

In this mode, 8 serial links on the B side are powered ON  
The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE          0x 0005
WRITE @FH_HSSL0_ENA           0x 0000

WRITE @A_HSSL_POWER_ON        0x 0000      (optional, to save power)
WRITE @B_HSSL_POWER_ON        0x 01FE      (optional, to save power)
  ⇒ All serial links on core A are powered OFF
  ⇒ BSL0, BSL9, BSL10, BSL11, BSL12, BSL13, BSL14, BSL15 are powered OFF
```

Then continue with the BEAM HOPPING procedure (refer to 11.8.8.5) or BEAM FORMING procedure (refer to 11.8.8.4)

#### 11.8.8.2 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 8

In this mode, only 4 serial links on the B side are powered ON  
The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE          0x 000A
WRITE @FH_HSSL0_ENA           0x 0000

WRITE @A_HSSL_POWER_ON        0x 0000      (optional, to save power)
WRITE @B_HSSL_POWER_ON        0x 001E      (optional, to save power)
  ⇒ All serial links on core A are power off
  ⇒ BSL0, BSL5, BSL6, BSL7, BSL8, BSL9, BSL10, BSL11, BSL12, BSL13, BSL14, BSL15 are powered OFF
```

Then continue with the BEAM HOPPING procedure (refer to 11.8.8.5) or BEAM FORMING procedure (refer to 11.8.8.4)

**11.8.8.3 Procedure for BEAM-HOPPING or BEAM-FORMING with interpolation by 16**

In this mode, only 2 serial links on the B side are powered ON  
The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE          0x 000F
WRITE @FH_HSSL0_ENA           0x 0000

WRITE @A_HSSL_POWER_ON        0x 0000      (optional, to save power)
WRITE @B_HSSL_POWER_ON        0x 0006      (optional, to save power)
  ⇒ All serial link core A are power off
  ⇒ BSL0, BSL3, BSL4, BSL5, BSL6, BSL7, BSL8, BSL9, BSL10, BSL11, BSL12, BSL13, BSL14, BSL15 are powered
  OFF
```

Then continue with the BEAM FORMING procedure (refer to 11.8.8.4) or BEAM HOPPING procedure (refer to 11.8.8.5).

**11.8.8.4 Procedure for BEAM-FORMING**

```
RESET (active at low level, 100 ns min)
WRITE @FH_HSSL0_ENA           0x 0000

WRITE @A_NCO_LSB              0x ----      (16 bits for the NCO[15:0] core A)
WRITE @A_NCO_MSB              0x ----      (16 bits for the NCO[31:16] core A)
WRITE @B_NCO_LSB              0x ----      (16 bits for the NCO[15:0] core B)
WRITE @B_NCO_MSB              0x ----      (16 bits for the NCO[31:16] core B)

WRITE @A_BH_GAIN_ZONE1        0x ----
WRITE @B_BH_GAIN_ZONE1        0x ----
WRITE @A_BH_DELAY_COARSE_ZONE1 0x ----
WRITE @B_BH_DELAY_COARSE_ZONE1 0x ----
WRITE @A_BH_DELAY_FINE_ZONE1  0x ----
WRITE @B_BH_DELAY_FINE_ZONE1  0x ----

WRITE @TRIGGER_ENA            0x 0003
WRITE @BEAM_ENA                0x 0004      (BEAM FORMING mode enable)
WRITE @DUC_LOAD_NCO           0x 0007
WRITE @OTP_LOADING             0x 0000
  ⇒ Wait 200 µs between the end of the RESET and OTP_LOADING instruction
  ⇒ The OTP_LOADING instruction loads OTPs (factory configuration) in the SPI register
```

SYNC

```
WRITE @TRIG_BH                 0x 0000 (TRIG FOR CORE A & B)
  ⇒ BEAM parameters are taken into account after the TRIG_BH instruction
```

**11.8.8.5 Procedure for BEAM-HOPPING**

```
RESET
WRITE @FH_HSSL0_ENA           0x 0000

WRITE @A_NCO_LSB              0x ----      (16 bits for the NCO[15:0] core A)
WRITE @A_NCO_MSB              0x ----      (16 bits for the NCO[31:16] core A)
WRITE @B_NCO_LSB              0x ----      (16 bits for the NCO[15:0] core B)
WRITE @B_NCO_MSB              0x ----      (16 bits for the NCO[31:16] core B)

WRITE @A_BH_GAIN_ZONE1        0x ----
WRITE @B_BH_GAIN_ZONE1        0x ----
WRITE @A_BH_DELAY_COARSE_ZONE1 0x ----
WRITE @B_BH_DELAY_COARSE_ZONE1 0x ----
WRITE @A_BH_DELAY_FINE_ZONE1  0x ----
WRITE @B_BH_DELAY_FINE_ZONE1  0x ----

WRITE @A_BH_GAIN_ZONE2        0x ----
```

```

WRITE @B_BH_GAIN_ZONE2          0x ----
WRITE @A_BH_DELAY_COARSE_ZONE2 0x ----
WRITE @B_BH_DELAY_COARSE_ZONE2 0x ----
WRITE @A_BH_DELAY_FINE_ZONE2   0x ----
WRITE @B_BH_DELAY_FINE_ZONE2   0x ----

WRITE @A_BH_GAIN_ZONE3          0x ----
WRITE @B_BH_GAIN_ZONE3          0x ----
WRITE @A_BH_DELAY_COARSE_ZONE3 0x ----
WRITE @B_BH_DELAY_COARSE_ZONE3 0x ----
WRITE @A_BH_DELAY_FINE_ZONE3   0x ----
WRITE @B_BH_DELAY_FINE_ZONE3   0x ----

WRITE @A_BH_GAIN_ZONE4          0x ----
WRITE @B_BH_GAIN_ZONE4          0x ----
WRITE @A_BH_DELAY_COARSE_ZONE4 0x ----
WRITE @B_BH_DELAY_COARSE_ZONE4 0x ----
WRITE @A_BH_DELAY_FINE_ZONE4   0x ----
WRITE @B_BH_DELAY_FINE_ZONE4   0x ----

WRITE @TRIGGER_ENA              0x 0003
WRITE @BEAM_ENA                 0x 0007
    ⇨ BEAM HOPPING mode enable with 4 zones
    ⇨ WRITE @BEAM_ENA 0006 for 3 zones
    ⇨ WRITE @BEAM_ENA 0005 for 2 zones
WRITE @DUC_LOAD_NCO             0x 0007
WRITE @OTP_LOADING              0x 0000

```

SYNC

```

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 1 are applied until next TRIG_BH)

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 2 are applied until next TRIG_BH)

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 3 are applied until next TRIG_BH)

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 4 are applied until next TRIG_BH)

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 1 are applied until next TRIG_BH)

WRITE @TRIG_BH                  0x 0000      (TRIG FOR CORE A & B)
WAIT (parameters zone 2 are applied until next TRIG_BH)
And so on ...

```

Note:

It is possible to switch only core A BEAM parameters or only core B BEAM parameters.

```

WRITE @A_TRIG_BH    0x 0000  → switch beam parameters from zone n to zone n+1 for core A only
WRITE @B_TRIG_BH    0x 0000  → switch beam parameters from zone n to zone n+1 for core B only

```

| Function        | Associated SPI registers        | Description        |
|-----------------|---------------------------------|--------------------|
| BEAM HOPPING    | A_BH_GAIN_ZONE1                 | Refer to Table 127 |
|                 | A_BH_DELAY_COARSE_ZONE1         | Refer to Table 128 |
|                 | A_BH_DELAY_FINE_ZONE1           | Refer to Table 129 |
|                 | A_BH_GAIN_ZONE2                 | Refer to Table 130 |
|                 | A_BH_DELAY_COARSE_ZONE2         | Refer to Table 131 |
|                 | A_BH_DELAY_FINE_ZONE2           | Refer to Table 132 |
|                 | A_BH_GAIN_ZONE3                 | Refer to Table 133 |
|                 | A_BH_DELAY_COARSE_ZONE3         | Refer to Table 134 |
|                 | A_BH_DELAY_FINE_ZONE3           | Refer to Table 135 |
|                 | A_BH_GAIN_ZONE4                 | Refer to Table 136 |
|                 | A_BH_DELAY_COARSE_ZONE4         | Refer to Table 137 |
|                 | A_BH_DELAY_FINE_ZONE4           | Refer to Table 138 |
|                 | B_BH_GAIN_ZONE1                 | Refer to Table 140 |
|                 | B_BH_DELAY_COARSE_ZONE1         | Refer to Table 141 |
|                 | B_BH_DELAY_FINE_ZONE1           | Refer to Table 142 |
|                 | B_BH_GAIN_ZONE2                 | Refer to Table 143 |
|                 | B_BH_DELAY_COARSE_ZONE2         | Refer to Table 144 |
|                 | B_BH_DELAY_FINE_ZONE2           | Refer to Table 145 |
|                 | B_BH_GAIN_ZONE3                 | Refer to Table 146 |
|                 | B_BH_DELAY_COARSE_ZONE3         | Refer to Table 147 |
|                 | B_BH_DELAY_FINE_ZONE3           | Refer to Table 148 |
|                 | B_BH_GAIN_ZONE4                 | Refer to Table 149 |
|                 | B_BH_DELAY_COARSE_ZONE4         | Refer to Table 150 |
|                 | B_BH_DELAY_FINE_ZONE4           | Refer to Table 151 |
|                 | TRIGGER_ENA                     | Refer to Table 40  |
|                 | BEAM_ENA                        | Refer to Table 38  |
|                 | A_BH_CLEAR_PHASE                | Refer to Table 126 |
|                 | B_BH_CLEAR_PHASE                | Refer to Table 139 |
|                 | A_TRIG_BH                       | Refer to Table 50  |
|                 | B_TRIG_BH                       | Refer to Table 51  |
|                 | FH_HSSL0_ENA (must be set to 0) | Refer to Table 41  |
|                 | TRIG_BH                         | Refer to Table 49  |
|                 | A_HSSL_POWER_ON                 | Refer to Table 52  |
| B_HSSL_POWER_ON | Refer to Table 53               |                    |

| Function        | Associated SPI registers         | Description        |
|-----------------|----------------------------------|--------------------|
| BEAM FORMING    | A_BH_GAIN_ZONE1                  | Refer to Table 127 |
|                 | A_BH_DELAY_COARSE_ZONE1          | Refer to Table 128 |
|                 | A_BH_DELAY_FINE_ZONE1            | Refer to Table 129 |
|                 | B_BH_GAIN_ZONE1                  | Refer to Table 140 |
|                 | B_BH_DELAY_COARSE_ZONE1          | Refer to Table 141 |
|                 | B_BH_DELAY_FINE_ZONE1            | Refer to Table 142 |
|                 | TRIGGER_ENA                      | Refer to Table 40  |
|                 | BEAM_ENA                         | Refer to Table 38  |
|                 | A_BEAMHOP_CLEAR_PHASE_ON_HOP     | Refer to Table 126 |
|                 | B_BEAMHOP_CLEAR_PHASE_ON_HOP     | Refer to Table 139 |
|                 | A_TRIG_BH                        | Refer to Table 50  |
|                 | B_TRIG_BH                        | Refer to Table 51  |
|                 | FH_HSSL0_ENA<br>must be set to 0 | Refer to Table 41  |
|                 | TRIG_BH                          | Refer to Table 49  |
|                 | A_HSSL_POWER_ON                  | Refer to Table 52  |
| B_HSSL_POWER_ON | Refer to Table 53                |                    |

## 11.8.9 Digital Direct Synthesis (DDS) & Chirp mode

### 11.8.9.1 DDS mode

The mixer can also be programmed for DDS mode in which it generates either a CW or a chirp pattern or a ramp, selectable by the user.

Figure 35 shows a diagram of the programmable complex mixer. In DDS/chirp mode the normal input signal is disconnected and replaced by a constant amplitude.

The NCO is used to generate sine wave pattern. SPI is used to program frequency, phase, offset and amplitude parameters. Refreshing time is 6 SPI instructions @ 100MHz.

The NCO value is used to select the frequency of the sinewave.




Figure 35 – Direct Digital Synthesis Principle

The DDS settings are programmed in writing the following registers:

- Registers A\_NCO\_LSB, A\_NCO\_MSB for NCO frequency (B\_NCO\_LSB and B\_NCO\_MSB for core B)
- Register A\_DDS\_AMPLITUDE for DDS amplitude (B\_DDS\_AMPLITUDE for core B)
- Registers A\_PHASE\_OFFSET\_LSB and A\_PHASE\_OFFSET\_MSB for DDS phase offset (B\_PHASE\_OFFSET\_LSB and B\_PHASE\_OFFSET\_MSB for core B)



- Then one SPI instruction for trigger is needed to activate the setting (write in A\_TRIG\_FH\_CHIRP or B\_TRIG\_FH\_CHIRP register or TRIG\_FH\_CHIRP to trig A & B core simultaneously).

Note: it is possible to replace the sinewave by a ramp when A\_DDS\_RAMP\_MODE or B\_DDS\_RAMP\_MODE are set to 1.

#### 11.8.9.1.1 Procedure DDS mode core B

|   |           |                               |
|---|-----------|-------------------------------|
| RESET (active at low level, 100 ns min) |           | (mandatory)                   |
| WRITE @B_HSSL_POWER_ON                  | 0x 0000   | (optional, to save power)     |
| WRITE @INTERPOL_MODE                    | 0b 11--   | (low power mode)              |
| WRITE @B_DDS AMPLITUDE                  | 0x ----   |                               |
| WRITE @B_NCO_LSB                        | 0x ----   | (16 bits for the NCO[15: 0] ) |
| WRITE @B_NCO_MSB                        | 0x ----   | (16 bits for the NCO[31:16] ) |
| WRITE @B_PHASE_OFFSET_LSB               | 0x ----   |                               |
| WRITE @B_PHASE_OFFSET_MSB               | 0x ----   |                               |
| WRITE @B_CHIRP_RESET_TO_ZERO            | 0x 0000   | (mandatory)                   |
| WRITE @DDS_ENA                          | 0b 001--- |                               |
| WRITE @DUC_LOAD_NCO                     | 0x 0007   |                               |
| WRITE @OTP_LOADING                      | 0x 0000   |                               |
| SYNC                                    |           |                               |

Note: If a second SYNC is sent, a new sinus will start.

Note: if NCO or DDS\_AMPLITUDE parameters are updated; they will not be taken into account automatically. They will be taken into account on the next SYNC signal.




Figure 36 – DDS mode

#### 11.8.9.1.2 Procedure DDS mode core A

|   |           |                               |
|---|-----------|-------------------------------|
| RESET (active at low level, 100 ns min) |           |                               |
| WRITE @A_HSSL_POWER_ON                  | 0x 0000   | (optional, to save power)     |
| WRITE @INTERPOL_MODE                    | 0b --11   | (for low power mode)          |
| WRITE @A_DDS AMPLITUDE                  | 0x ----   |                               |
| WRITE @A_NCO_LSB                        | 0x ----   | (16 bits for the NCO[15:0] )  |
| WRITE @A_NCO_MSB                        | 0x ----   | (16 bits for the NCO[31:16] ) |
| WRITE @A_CHIRP_RESET_TO_ZERO            | 0x 0000   | (mandatory)                   |
| WRITE @DDS_ENA                          | 0b ---001 |                               |
| WRITE @DUC_LOAD_NCO                     | 0x 0007   |                               |
| WRITE @OTP_LOADING                      | 0x 0000   |                               |
| SYNC                                    |           |                               |

#### 11.8.9.1.3 Procedure DDS mode core B + update NCO and amplitude parameters

|   |         |                           |
|---|---------|---------------------------|
| RESET (active at low level, 100 ns min) |         |                           |
| WRITE @B_HSSL_POWER_ON                  | 0x 0000 | (optional, to save power) |
| WRITE @INTERPOL_MODE                    | 0b 11-- | (optional, to save power) |

```

WRITE @B_DDS AMPLITUDE      0x ----
WRITE @B_NCO_LSB            0x ----      (16 bit for the NCO[15:0] )
WRITE @B_NCO_MSB            0x ----      (16 bit for the NCO[31:16] )
WRITE @B_CHIRP_RESET_TO_ZERO 0x 0000      (mandatory)
WRITE @DDS_ENA              0b 001 ---
WRITE @TRIGGER_ENA          0b 1 -
WRITE @DUC_LOAD_NCO         0x 0007
WRITE @OTP_LOADING          0x 0000
SYNC
WRITE @B_DDS AMPLITUDE      0x ----
WRITE @B_NCO_LSB            0x ----
WRITE @B_NCO_MSB            0x ----
WRITE @B_TRIG_FH_CHIRP     0x 0000      (new parameters are taken into account)

```

#### 11.8.9.1.4 Procedure DDS mode core A + update NCO and amplitude parameters

```

RESET (active at low level, 100 ns min)
WRITE @A_HSSL_POWER_ON      0x 0000      (optional, to save power)
WRITE @INTERPOL_MODE        0b --11      (optional, to save power)
WRITE @A_DDS AMPLITUDE      0x ----
WRITE @A_NCO_LSB            0x ----      (16 bit for the NCO[15:0] )
WRITE @A_NCO_MSB            0x ----      (16 bit for the NCO[31:16] )
WRITE @A_CHIRP_RESET_TO_ZERO 0x 0000      (mandatory)
WRITE @DDS_ENA              0b ---001
WRITE @TRIGGER_ENA          0b -1
WRITE @DUC_LOAD_NCO         0x 0007
WRITE @OTP_LOADING          0x 0000
SYNC
WRITE @A_DDS AMPLITUDE      0x ----
WRITE @A_NCO_LSB            0x ----
WRITE @A_NCO_MSB            0x ----
WRITE @A_TRIG_FH_CHIRP     0x 0000

```

#### 11.8.9.1.5 Procedure DDS mode core A and B + update NCO and amplitude parameters

Replace @A\_TRIG\_FH\_CHIRP and @B\_TRIG\_FH\_CHIRP by @TRIG\_FH\_CHIRP




Figure 37 – DDS mode + NCO update

#### 11.8.9.2 Chirp mode

The DDS can alternatively be programmed to generate a frequency sweep with a settable range and rate using “select\_chirp” SPI instruction. The frequency sweep can either be repeated continuously or generated only once in one-shot mode. Triggering is issued either with an SPI write (write in A\_TRIG\_FH\_CHIRP or B\_TRIG\_FH\_CHIRP register or TRIG\_FH\_CHIRP to trig A & B core simultaneously)

After setting up the frequency sweep parameters a trigger starts the generation of a synthesized sine wave pattern at the set starting frequency. Every 16<sup>th</sup> sample the frequency is increased using the set step size until the frequency reaches the set stop frequency.

The sweep rate is settable from  $F_s^2 / 2^{36}$  to  $F_s^2 / 2^5$  with steps of  $F_s^2 / 2^{36}$ .

With 12GSps sampling rate ( $F_c = 12\text{GHz}$  in NRZ and RF modes or  $24\text{ GHz}$  in 2RF mode) it corresponds to  $2.095 \cdot 10^9\text{ Hz/s}$  to  $4.5 \cdot 10^{18}\text{ Hz/s}$  in steps of  $2.095 \cdot 10^9\text{ Hz/s}$ .

Of course the highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles. Start and stop frequencies must remain within the same Nyquist Zone.




Figure 38 – Complex mixer configuration for Chirp function

The amplitude of the frequency sweep is controlled using the DDS amplitude parameter.

#### 11.8.9.2.1 Procedure CHIRP triggered mode core A

```

RESET
WRITE @INTERPOL_MODE           0b --11
WRITE @A_DDS AMPLITUDE         0x ----
WRITE @A_CHIRP_MIN_FREQ_LSB    0x ----
WRITE @A_CHIRP_MIN_FREQ_MSB    0x ----
WRITE @A_CHIRP_MAX_FREQ_LSB    0x ----
WRITE @A_CHIRP_MAX_FREQ_MSB    0x ----
WRITE @A_CHIRP_STEP_FREQ_LSB   0x ----
WRITE @A_CHIRP_STEP_FREQ_MSB   0x ----
WRITE @A_CHIRP_REPEAT          0x 0000    (just one chirp , no repetition)
WRITE @A_CHIRP_RESET_TO_ZERO   0x 0001    (return to zero after chir)
WRITE @DDS_ENA                 0b ---111
WRITE @DUC_LOAD_NCO            0x 0007
WRITE @OTP_LOADING              0x 0000
WRITE @TRIGGER_ENA             0b -1      (ENABLE TRIG)
SYNC
WAIT
WRITE @A_TRIG_FH_CHIRP         0x 0000    (TRIG 1)
WAIT
WRITE @A_TRIG_FH_CHIRP         0x 0000    (TRIG 2)
WAIT

```

#### 11.8.9.2.2 Procedure CHIRP triggered mode core B

```

RESET
WRITE @INTERPOL_MODE           0b 11--
WRITE @B_DDS AMPLITUDE         0x ----
WRITE @B_CHIRP_MIN_FREQ_LSB    0x ----
WRITE @B_CHIRP_MIN_FREQ_MSB    0x ----
WRITE @B_CHIRP_MAX_FREQ_LSB    0x ----
WRITE @B_CHIRP_MAX_FREQ_MSB    0x ----
WRITE @B_CHIRP_STEP_FREQ_LSB   0x ----
WRITE @B_CHIRP_STEP_FREQ_MSB   0x ----

```

```

WRITE @B_CHIRP_REPEAT          0x 0000
WRITE @B_CHIRP_RESET_TO_ZERO  0x 0001
WRITE @DDS_ENA                 0b 111 ---
WRITE @TRIGGER_ENA             0b 1-
WRITE @DUC_LOAD_NCO           0x 0007
WRITE @OTP_LOADING             0x 0000
SYNC
WAIT

WRITE @B_TRIG_FH_CHIRP        0x 0000      (TRIG 1)
WAIT

WRITE @B_TRIG_FH_CHIRP        0x 0000      (TRIG 2)
WAIT
    
```

11.8.9.2.3 Procedure CHIRP triggered mode core A & B

Replace @A\_TRIG\_FH\_CHIRP and @B\_TRIG\_FH\_CHIRP by @TRIG\_FH\_CHIRP

With just one TRIG (TRIG 1) for one CHIRP:




Figure 39 – Chirp mode – Single pattern

With two TRIG (TRIG 1 and TRIG 2) for two CHIRP:




Figure 40 – Chirp mode – Several patterns

11.8.9.2.4 Procedure CHIRP mode with automatic repeat

Replace “WRITE @A\_CHIRP\_REPEAT 0000” by “WRITE @A\_CHIRP\_REPEAT 0001” for CORE A or “WRITE @B\_CHIRP\_REPEAT 0000” by “WRITE @B\_CHIRP\_REPEAT 0001” for CORE B.




Figure 41 – Chirp mode – Automatic repeat pattern

| Function        | Associated SPI registers                  | Description        |
|-----------------|---|--------------------|
| DDS             | A_DDS_AMPLITUDE                           | Refer to Table 124 |
|                 | B_DDS_AMPLITUDE                           | Refer to Table 125 |
|                 | A_NCO_LSB                                 | Refer to Table 112 |
|                 | B_NCO_LSB                                 | Refer to Table 114 |
|                 | A_NCO_MSB                                 | Refer to Table 113 |
|                 | A_PHASE_OFFSET_LSB                        | Refer to Table 118 |
|                 | A_PHASE_OFFSET_MSB                        | Refer to Table 119 |
|                 | B_PHASE_OFFSET_LSB                        | Refer to Table 122 |
|                 | B_PHASE_OFFSET_MSB                        | Refer to Table 123 |
|                 | B_NCO_MSB                                 | Refer to Table 115 |
|                 | DDS_ENA                                   | Refer to Table 39  |
|                 | A_TRIG_FH_CHIRP                           | Refer to Table 47  |
|                 | B_TRIG_FH_CHIRP                           | Refer to Table 48  |
|                 | TRIG_FH_CHIRP                             | Refer to Table 46  |
|                 | A_CHIRP_RESET_TO_ZERO<br>must be set to 0 | Refer to Table 103 |
|                 | B_CHIRP_RESET_TO_ZERO<br>must be set to 0 | Refer to Table 111 |
|                 | FH_HSSL0_ENA<br>must be set to 0          | Refer to Table 41  |
|                 | TRIGGER_ENA                               | Refer to Table 40  |
|                 | A_HSSL_POWER_ON                           | Refer to Table 52  |
| B_HSSL_POWER_ON | Refer to Table 53                         |                    |

| Function    | Associated SPI registers         | Description        |
|-------------|----------------------------------|--------------------|
| DDS CHIRP   | A_DDS_AMPLITUDE                  | Refer to Table 124 |
|             | B_DDS_AMPLITUDE                  | Refer to Table 125 |
|             | A_NCO_LSB                        | Refer to Table 112 |
|             | B_NCO_LSB                        | Refer to Table 114 |
|             | A_NCO_MSB                        | Refer to Table 113 |
|             | B_NCO_MSB                        | Refer to Table 115 |
|             | A_CHIRP_RESET_TO_ZERO            | Refer to Table 103 |
|             | B_CHIRP_RESET_TO_ZERO            | Refer to Table 111 |
|             | DDS_ENA                          | Refer to Table 39  |
|             | A_CHIRP_MIN_FREQ_LSB             | Refer to Table 96  |
|             | A_CHIRP_MIN_FREQ_MSB             | Refer to Table 97  |
|             | A_CHIRP_MAX_FREQ_LSB             | Refer to Table 98  |
|             | A_CHIRP_MAX_FREQ_MSB             | Refer to Table 99  |
|             | A_CHIRP_STEP_FREQ_LSB            | Refer to Table 100 |
|             | A_CHIRP_STEP_FREQ_MSB            | Refer to Table 101 |
|             | B_CHIRP_MIN_FREQ_LSB             | Refer to Table 104 |
|             | B_CHIRP_MIN_FREQ_MSB             | Refer to Table 105 |
|             | B_CHIRP_MAX_FREQ_LSB             | Refer to Table 106 |
|             | B_CHIRP_MAX_FREQ_MSB             | Refer to Table 107 |
|             | B_CHIRP_STEP_FREQ_LSB            | Refer to Table 108 |
|             | B_CHIRP_STEP_FREQ_MSB            | Refer to Table 109 |
|             | A_CHIRP_REPEAT                   | Refer to Table 102 |
|             | B_CHIRP_REPEAT                   | Refer to Table 110 |
|             | FH_HSSL0_ENA<br>must be set to 0 | Refer to Table 41  |
|             | A_TRIG_FH_CHIRP                  | Refer to Table 47  |
|             | B_TRIG_FH_CHIRP                  | Refer to Table 48  |
|             | TRIG_FH_CHIRP                    | Refer to Table 46  |
| TRIGGER_ENA | Refer to Table 40                |                    |

### 11.8.10 Frequency hopping (with DUC)

The DAC integrates a frequency hopping with ultra-fast hopping rate. This feature is only possible with interpolation by 4, 8 or 16. Serial link can be used for a fast transfer of frequency parameters. ASL0 and BSL0 (Lane 0) are used for this functionality. SPI can also be used but in that case parameter change is not applied at a deterministic instant.




Figure 42 – Frequency Hopping Principle

11.8.10.1 Frequency Hopping Programming via ASLO and/or BSL0

To activate the new frequency setting, two consecutive trigger frames are mandatory. Trigger can be sent at any instant.

A new setting can be reprogrammed at any instant. It will be taken into account once two consecutive triggers will be sent.




Figure 43 – Frequency Hopping programming via xSLO: Data frame sequence




Figure 44 – Frequency Hopping programming via xSLO: Trig sequence

| BIT NUMBER         | 15 | 14  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|-----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| xSLO DEFAULT FRAME | DB | Clk | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 45 – xSLO default frame

| BIT NUMBER                                   | 15 | 14  | 13     | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|--|----|-----|--------|----|----|----|---|---|---|---|---|---|---|---|---|-----------|
| xSLO ESISTREAM FRAME for Trig FH programming | DB | Clk | Parity | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Trig FH=1 |

Figure 46 – Frequency hopping TRIG frame




Figure 47 – Examples of frequency hopping programming via xSLO

11.8.10.2 Frequency Hopping programming via SPI:

The frequency setting is written in SPI registers via 2 SPI instructions (A\_NCO\_LSB and A\_NCO\_MSB for core A and B\_NCO\_LSB and B\_NCO\_MSB for core B). Triggering is issued with an SPI write (write in A\_TRIG\_FH\_CHIRP or B\_TRIG\_FH\_CHIRP register or TRIG\_FH\_CHIRP to trig A & B cores simultaneously).

When switching from one frequency to the following frequency, two possibilities can be selected via SPI (via registers A\_FH\_CLEAR\_PHASE and B\_FH\_CLEAR\_PHASE):

- resetting the phase (default configuration) or
- maintaining the current phase when switching

These 2 possibilities are described in the two below figures. In each plot there are three frequencies, we jump from first to second, to third and then back to the first frequency.

In 'phase continuous' mode, we keep the same phase in the accumulator between the different frequencies.

It can be observed that when the frequency changes the first sample of the new frequency starts at the level where the previous frequency ended up.




Figure 48 – Example of frequency hopping in phase continuous mode

In 'phase reset' mode, the phase is reset whenever the frequency changes.

It can be observed below that the first sample of each new frequency starts at the reset level (mid-scale).




Figure 49 – Example of frequency hopping in phase reset mode

### 11.8.10.3 Procedure for core A with SPI

RESET (active at low level, 100 ns min)

WRITE @TRIGGER\_ENA

0b -1

WRITE @A\_NCO\_LSB

0x ----

( NCO [15:0] )

WRITE @A\_NCO\_MSB

0x ----

( NCO [31:16] )

WRITE @A\_FH\_ROT\_MIXER

0x ----



```

WRITE @A_PHASE_OFFSET_LSB      0x ----
WRITE @A_PHASE_OFFSET_MSB      0x ----
WRITE @A_FH_CLEAR_PHASE        0x ----
SYNC
WRITE @A_TRIG_FH_CHIRP
WAIT

```

(NCO above parameters are taken into account)

```

WRITE @A_NCO_LSB               0x ----
WRITE @A_NCO_MSB               0x ----
WRITE @A_TRIG_FH_CHIRP
WAIT

```

```

WRITE @A_NCO_LSB               0x ----
WRITE @A_NCO_MSB               0x ----
WRITE @A_TRIG_FH_CHIRP
And so on ...

```

#### 11.8.10.4 Procedure for core B with SPI

```

RESET
WRITE @TRIGGER_ENA             0b 1-
WRITE @B_NCO_LSB               0x ----      ( NCO [15:0] )
WRITE @B_NCO_MSB               0x ----      ( NCO [31:16] )
WRITE @B_FH_ROT_MIXER          0x ----
WRITE @B_PHASE_OFFSET_LSB      0x ----
WRITE @B_PHASE_OFFSET_MSB      0x ----
WRITE @B_FH_CLEAR_PHASE        0x ----

```

```

SYNC
WRITE @B_TRIG_FH_CHIRP
WAIT

```

```

WRITE @B_NCO_LSB               0x ----
WRITE @B_NCO_MSB               0x ----
WRITE @B_TRIG_FH_CHIRP        0x 0000
WAIT

```

```

WRITE @B_NCO_LSB               0x ----
WRITE @B_NCO_MSB               0x ----
WRITE @B_TRIG_FH_CHIRP        0x 0000
WAIT
And so on ...

```

#### 11.8.10.5 Procedure for core A & B with SPI

```

RESET
WRITE @TRIGGER_ENA             0b 11

WRITE @A_NCO_LSB               0x ----
WRITE @A_NCO_MSB               0x ----
WRITE @A_FH_ROT_MIXER          0x ----
WRITE @A_PHASE_OFFSET_LSB      0x ----
WRITE @A_PHASE_OFFSET_MSB      0x ----
WRITE @A_FH_CLEAR_PHASE        0x ----

```

```

WRITE @B_NCO_LSB               0x ----
WRITE @B_NCO_MSB               0x ----
WRITE @B_FH_ROT_MIXER          0x ----
WRITE @B_PHASE_OFFSET_LSB      0x ----
WRITE @B_PHASE_OFFSET_MSB      0x ----
WRITE @B_FH_CLEAR_PHASE        0x ----

```

```

SYNC
WRITE @TRIG_FH_CHIRP           0x 0000
WAIT

```

```

WRITE @A_NCO_LSB               0x ----
WRITE @A_NCO_MSB               0x ----

```

```
WRITE @B_NCO_LSB           0x ----
WRITE @B_NCO_MSB           0x ----
WRITE @_TRIG_FH_CHIRP      0x 0000
WAIT
```

```
WRITE @B_NCO_LSB           0x ----
WRITE @B_NCO_MSB           0x ----
WRITE @B_TRIG_FH_CHIRP     0x 0000
WAIT
```

```
WRITE @A_NCO_LSB           0x ----
WRITE @A_NCO_MSB           0x ----
WRITE @A_TRIG_FH_CHIRP     0x 0000
WAIT
```

And so on ...

Note: for all above procedures, @FH\_HSSL0\_ENA register must be set to 0 (default value)

### 11.8.10.6 Procedure by Serial Link

#### 11.8.10.6.1 Procedure for core A & B with HSSL0

```
RESET
WRITE @TRIGGER_ENA         0x 0003
WRITE @FH_HSSL0_ENA        0x 0001
SYNC
```

ASL0 and BSL0: NCO value and TRIG instruction are programmed by serial link.

#### 11.8.10.6.2 Procedure for core A with HSSL0

```
RESET
WRITE @TRIGGER_ENA         0x 0001
WRITE @FH_HSSL0_ENA        0x 0001
SYNC
```

ASL0: NCO value and TRIG instruction are programmed by serial link.

#### 11.8.10.6.3 Procedure for core B with HSSL0

```
RESET
WRITE @TRIGGER_ENA         0x 0002
WRITE @FH_HSSL0_ENA        0x 0001
SYNC
```

BSL0: NCO value and TRIG instruction are programmed by serial link.

Note: serial link number 0 must be activated by register @A\_HSSL\_POWER\_ON[0]=1 and/or @B\_HSSL\_POWER\_ON[0]=1

**Table 25. Summary of registers used for frequency hopping feature**

| Function                    | Associated SPI registers | Description        |
|-----------------------------|--------------------------|--------------------|
| Frequency hopping<br>by SPI | A_NCO_LSB                | Refer to Table 112 |
|                             | B_NCO_LSB                | Refer to Table 114 |
|                             | A_NCO_MSB                | Refer to Table 113 |
|                             | B_NCO_MSB                | Refer to Table 115 |
|                             | A_TRIG_FH_CHIRP          | Refer to Table 47  |
|                             | A_FH_CLEAR_PHASE         | Refer to Table 116 |
|                             | B_TRIG_FH_CHIRP          | Refer to Table 48  |
|                             | B_FH_CLEAR_PHASE         | Refer to Table 120 |
|                             | TRIG_FH_CHIRP            | Refer to Table 46  |
|                             | TRIGGER_ENA              | Refer to Table 40  |
|                             | FH_HSSL0_ENA             | Refer to Table 41  |

| Function                           | Associated SPI registers | Description        |
|------------------------------------|--------------------------|--------------------|
| Frequency hopping<br>by ASL0 /BSL0 | A_NCO_LSB                | Refer to Table 112 |
|                                    | B_NCO_LSB                | Refer to Table 114 |
|                                    | A_NCO_MSB                | Refer to Table 113 |
|                                    | B_NCO_MSB                | Refer to Table 115 |
|                                    | TRIGGER_ENA              | Refer to Table 40  |
|                                    | FH_HSSL0_ENA             | Refer to Table 41  |
|                                    | A_HSSL_POWER_ON          | Refer to Table 52  |
|                                    | B_HSSL_POWER_ON          | Refer to Table 53  |

### 11.8.11 SINC compensation

DAC response is close to SINC response, leading to gain variation over Nyquist. A 3 tap symmetrical FIR with 2 settable 8-bit FIR coefficients set by SPI or by One Time Programmable fuse (OTP) is implemented. This “anti-sinc filter” is programmable and can be used to improve the band flatness. Since the sinc transfer function depends on external components, especially in higher Nyquist Zones, it is recommended to have a coefficients set by Nyquist zone. So, the anti-sinc filter is programmable.

To keep hardware cost low the filter is a symmetric 2<sup>nd</sup> order filter. This means that the filter is not able to accurately cancel all the ripple but only the overall slope. It also does not work well for steep slopes.

Below is the remaining error after anti-sinc compensation applied to theoretical DAC transfer function for different output modes depending on Nyquist Zone.




Figure 50 - Remaining error after anti-sinc compensation (Fs = 12 GSps)

The Anti-sinc filter is preceded by a gain block. The gain is used for both beam-forming / beam-hopping (see section 11.8.8) and gain calibration.

The Anti\_sinc gain (10 bit) is set by SPI.

- If beam-forming/beam-hopping is not used, gain is set by registers A\_ASINC\_GAIN and B\_ASINC\_GAIN.

$$\text{The total gain for core A is } G = 1 - A\_ASINC\_GAIN \cdot 2^{-12}$$

$$\text{The total gain for core B is } G = 1 - B\_ASINC\_GAIN \cdot 2^{-12}$$

- If beam-forming/beam-hopping is used, gain is set by registers A\_BH\_GAIN\_ZONE<sub>x</sub> (x=1,2,3 and 4) and B\_BH\_GAIN\_ZONE<sub>x</sub> (x=1,2,3 and 4)

$$\text{The total gain for core A is } G = 1 - A\_BH\_GAIN\_ZONE_x \cdot 2^{-12}$$

$$\text{The total gain for core B is } G = 1 - B\_BH\_GAIN\_ZONE_x \cdot 2^{-12}$$

With x=1, 2, 3 and 4

It means that it is only possible to attenuate the signal. To get a gain value higher than 1, there are two possibilities:

1. Use the gain adjustment feature described in section 11.1.
2. If Gain adjustment of section 11.1 is not sufficient, the PLUS10\_PERCENT\_DAC\_CORE bit can be used: this bit increases the DAC gain by 10 percent.

Gain expression is (in case we enabled the beam-forming/beam-hopping) :

$$G = (1 + PLUS10\_PERCENT\_DAC\_CORE)_x (1 - A\_BH\_GAIN\_ZONE_x \cdot 2^{-12})$$

We can notice that setting BH\_GAIN\_ZONE and/or ASINC\_GAIN at mid-point (511 value) gives a gain adjustment range of ±12.5%.

**11.8.12 Digital and HSSLs power down**

In order to minimize leakage in power down, it is recommended to ground appropriated digital and I/Os power supplies DUC and interpolation is not used. Each DAC core has its own I/Os and digital power supply in order to allow single DAC core operation.

**Procedure for interpolation by 4** (8 serial links on the A and B side)

The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE           0x 0005
WRITE @A_HSSL_POWER_ON         0x 01FE
WRITE @B_HSSL_POWER_ON         0x 01FE
  ⇒ ASL0, ASL9, ASL10, ASL11, ASL12, ASL13, ASL14, ASL15 are powered OFF
  ⇒ BSL0, BSL9, BSL10, BSL11, BSL12, BSL13, BSL14, BSL15 are powered OFF
```

**Procedure for interpolation by 8** (4 serial links on the A and B side)

The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE           0x 000A
WRITE @A_HSSL_POWER_ON         0x 001E
WRITE @B_HSSL_POWER_ON         0x 001E
  ⇒ ASL1, ASL2, ASL3, ASL4, are powered ON, all others serial links are powered OFF
  ⇒ BSL1, BSL2, BSL3, BSL4, are powered ON, all others serial links are powered OFF
```

**Procedure for interpolation by 16** (2 serial links on the A and B side)

The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE           0x 000F
WRITE @A_HSSL_POWER_ON         0x 0006
WRITE @B_HSSL_POWER_ON         0x 0006
  ⇒ ASL1, ASL2 are powered ON, all others serial links are powered OFF
  ⇒ BSL1, BSL2 are powered ON, all others serial links are powered OFF
```

**Procedure for no interpolation** (16 serial links on the A and B side)

The following SPI instructions must be added before the SYNC signal:

```
WRITE @INTERPOL_MODE           0x 0000
WRITE @A_HSSL_POWER_ON         0x FFFF
WRITE @B_HSSL_POWER_ON         0x FFFF
  ⇒ 32 serial links are powered ON.
```

Note: it is possible to use different interpolation modes between core A and B.

| Function      | Associated SPI registers | Description       |
|---------------|--------------------------|-------------------|
| Interpolation | INTERPOL_MODE            | Refer to Table 35 |
|               | A_HSSL_POWER_ON          | Refer to Table 52 |
|               | B_HSSL_POWER_ON          | Refer to Table 53 |

11.8.13 Test mode

Several modes on the DAC output are offered to help validate the interface with the DAC.

11.8.13.1 Ramp test mode

In ramp test mode, the pattern on the DAC is a 12 bit ramp on each channel. The ramp value is reset to 0x000 when a pulse is sent on the SYNC input. User can additionally get a tunable sawtooth pattern by muxing out the phase accumulator value from the NCO to the output.




Figure 51: Ramp test mode timing diagram

11.8.13.2 Flash test mode

See below the timing diagram for the DAC output when in flash mode.




Figure 52: Flash test mode timing diagram

Note: it is possible to double the size of the maximum value by using the bit FLASH\_PATTERN\_CFG of the TEST\_MODE\_CFG register , flash pattern becomes two data at maximum value followed by 14 data at minimum value.




Figure 53: Flash test mode timing diagram (double size maximum value)

11.8.13.3 Constante value mode

The DAC output is fixed to a constant. This constant is programmed by SPI.

## 12. DETAILED DESCRIPTION OF REGISTERS

### 12.1 Start-up Sequence




Figure 54: Start-up sequence

#### Notes:

- The external clock CLK must be provided before the RSTN pulse. The external clock CLK can start before or after the power-up.
- After the temperature stabilization the reset can be sent. The reset is an asynchronous active low signal on RSTN pin. The reset sets all SPI registers to their default value.
- The reset starts the OTPs wake up (after the wake up, the factory configuration is ready). The wake-up status is accessible by SPI: refer to Table 30. The reset starts the HSSL.
- The SPI "OTP LOAD" instruction must be sent to the DAC. The OTPs are loaded into the SPI registers at this point. There must be at least 200  $\mu$ s between the RSTN pulse and this SPI instruction; refer to Table 29.
- The SYNC signal must be sent after the OTPs wake up (200  $\mu$ s maximum). A pulse at high level (SYNC signal) is applied onto the SYNCTRIG input. The SYNC signal resets the internal clocks. The SYNC signal launches the ESistream receiver protocol. The ESistream transmitter protocol can start at any time after the SYNC signal.
- The EXTRA\_SEE\_PROTECT register is optional, this register must not be activated before the SYNC signal. If EXTRA\_SEE\_PROTECT is activated after the SYNC, the input SYNCTRIG is disable and an unwanted SYNC signal will have no effect. The EXTRA\_SEE\_PROTECT register adds also additional protection against the SEE.

During SERIAL LINK READY and SERIAL LINK NOT READY

HSSLs that are used in the application should not be stucked at 0 or 1 level, a switching on the wire of HSSL at the operating frequency (12 Gbps maximum) is needed. The switching can be a simple toggle. HSSLs that are not used in the application remain not connected.

Default value for digital pin : CSN=1 , RSTN=1 , SCLK=0, MOSI=0

## 12.2 Register summary

Table 26. Register Summary



| Address | Type | Default Value (Hex) | Register name     | Short description                                      | Section           |
|---------|------|---------------------|-------------------|--|-------------------|
| 0x0001  | R    | -                   | CHIP_ID           | Chip identification                                    | Refer to Table 27 |
| 0x0002  | R    | -                   | SERIAL_NUMBER     | Part serialization                                     | Refer to Table 28 |
| 0x0003  | W    | -                   | OTP_LOADING       | Load factory configuration                             | Refer to Table 29 |
| 0x0004  | R    | -                   | OTP_STATUS        | Check if factory configuration was successfully loaded | Refer to Table 30 |
| 0x0005  | RW   | 0                   | EXTRA_SEE_PROTECT | optional   | Refer to Table 31 |
| 0x0006  | RW   | 0                   | SSO_CFG           | SSO Clock configuration                                | Refer to Table 32 |
| 0x0007  | RW   | 0                   | CLKOUT_CFG        | CLK output configuration                               | Refer to Table 33 |
| 0x0008  | RW   | 0                   | SYNCOUT_CFG       | SYNC output configuration                              | Refer to Table 34 |
| 0x0009  | RW   | 0                   | INTERPOL_MODE     | Interpolation by 4/8/16 selection                      | Refer to Table 35 |
| 0x000B  | RW   | 7                   | ESISTREAM_CFG     | Configuration of ESistream frame                       | Refer to Table 36 |
| 0x000C  | RW   | 0                   | TEST_MODE_CFG     | Ramp, flash, constant output value                     | Refer to Table 37 |
| 0x000D  | RW   | 0                   | BEAM_ENA          | Beam-Forming and Beam-Hopping enable                   | Refer to Table 38 |
| 0x000E  | RW   | 0                   | DDS_ENA           | Sinewave, Ramp or chirp generator                      | Refer to Table 39 |
| 0x000F  | RW   | 0                   | TRIGGER_ENA       | Trigger  | Refer to Table 40 |
| 0x0010  | RW   | 0                   | FH_HSSL0_ENA      | NCO programming by HSSL0                               | Refer to Table 41 |
| 0x0011  | RW   | 0                   | OUTPUT_CFG        | NRZ, RF, 2RF mode                                      | Refer to Table 42 |
| 0x0012  | RW   | 0                   | ASINC_ENA         | Anti-sinc compensation enable                          | Refer to Table 43 |
| 0x0014  | RW   | 1                   | DUAL_CORE_ENA     | Link of Core A & B                                     | Refer to Table 44 |
| 0x0015  | RW   | 0                   | DATA_SIGNED_ENA   | Signed or unsigned ESistream format                    | Refer to Table 45 |
| 0x0017  | W    | -                   | TRIG_FH_CHIRP     | Trigger  | Refer to Table 46 |
| 0x0018  | W    | -                   | A_TRIG_FH_CHIRP   | Trigger  | Refer to Table 47 |
| 0x0019  | W    | -                   | B_TRIG_FH_CHIRP   | Trigger  | Refer to Table 48 |
| 0x001A  | W    | -                   | TRIG_BH           | Trigger  | Refer to Table 49 |
| 0x001B  | W    | -                   | A_TRIG_BH         | Trigger  | Refer to Table 50 |
| 0x001C  | W    | -                   | B_TRIG_BH         | Trigger  | Refer to Table 51 |

| Address | Type | Default Value (Hex) | Register name               | Short description   | Section           |
|---------|------|---------------------|-----------------------------|---|-------------------|
| 0x0020  | RW   | FFFF                | A_HSSL_POWER_ON             | Core A Serial link power ON   | Refer to Table 52 |
| 0x0021  | RW   | FFFF                | B_HSSL_POWER_ON             | Core B Serial link power ON   | Refer to Table 53 |
| 0x0023  | RW   | 1                   | POWER_ISOLATION             | Power isolation of data path from Core A to Core B when Core A is powered OFF | Refer to Table 54 |
| 0x0025  | RW   | 0                   | DUC_LOAD_NCO                | Load NCO  | Refer to Table 55 |
| 0x0100  | R    | -                   | A_HSSL_STATUS_EYE_DRIFT_1   | Serial link status  | Refer to Table 56 |
| 0x0101  | R    | -                   | A_HSSL_STATUS_EYE_DRIFT_2   | Serial link status  | Refer to Table 57 |
| 0x0102  | R    | -                   | A_HSSL_STATUS_EYE_OPENING_1 | Serial link status  | Refer to Table 58 |
| 0x0103  | R    | -                   | A_HSSL_STATUS_EYE_OPENING_2 | Serial link status  | Refer to Table 59 |
| 0x0104  | R    | -                   | A_HSSL_STATUS_EYE_OPENING_3 | Serial link status  | Refer to Table 60 |
| 0x0105  | R    | -                   | A_HSSL_STATUS_EYE_OPENING_4 | Serial link status  | Refer to Table 61 |
| 0x0106  | R    | -                   | B_HSSL_STATUS_EYE_DRIFT_1   | Serial link status  | Refer to Table 62 |
| 0x0107  | R    | -                   | B_HSSL_STATUS_EYE_DRIFT_2   | Serial link status  | Refer to Table 63 |
| 0x0108  | R    | -                   | B_HSSL_STATUS_EYE_OPENING_1 | Serial link status  | Refer to Table 64 |
| 0x0109  | R    | -                   | B_HSSL_STATUS_EYE_OPENING_2 | Serial link status  | Refer to Table 65 |
| 0x010A  | R    | -                   | B_HSSL_STATUS_EYE_OPENING_3 | Serial link status  | Refer to Table 66 |
| 0x010B  | R    | -                   | B_HSSL_STATUS_EYE_OPENING_4 | Serial link status  | Refer to Table 67 |
| 0x0201  | RW   | 0                   | A_ASINC_GAIN                | Anti-Sinc compensation  | Refer to Table 68 |
| 0x0202  | RW   | 0                   | A_GAIN_CAL                  | Gain adjustment   | Refer to Table 70 |
| 0x0203  | R    | -                   | A_ASINC_OVERFLOW            | Anti-Sinc filter overflow   | Refer to Table 72 |
| 0x0204  | W    | -                   | A_ASINC_OVERFLOW_CLEAR      | Anti-Sinc filter overflow   | Refer to Table 74 |
| 0x0205  | RW   | 0080                | A_ASINC_COEFF_1             | Anti-sinc coefficient   | Refer to Table 76 |
| 0x0206  | RW   | 0                   | A_ASINC_COEFF_2             | Anti-sinc coefficient   | Refer to Table 77 |
| 0x0210  | R    | -                   | A_DUC_OVERFLOW              | Digital Up Converter overflow   | Refer to Table 80 |
| 0x0211  | W    | -                   | A_DUC_INTERPOL1_OVER_CLEAR  | Overflow clear  | Refer to Table 82 |
| 0x0213  | W    | -                   | A_DUC_INTERPOL2_OVER_CLEAR  | Overflow clear  | Refer to Table 84 |
| 0x0215  | W    | -                   | A_DUC_INTERPOL3_OVER_CLEAR  | Overflow clear  | Refer to Table 86 |
| 0x0217  | W    | -                   | A_DUC_INTERPOL4_OVER_CLEAR  | Overflow clear  | Refer to Table 88 |

| Address | Type | Default Value (Hex) | Register name           | Short description          | Section            |
|---------|------|---------------------|-------------------------|----------------------------|--------------------|
| 0x0219  | W    | -                   | A_DUC_MIXER_OVER_CLEAR  | Overflow clear             | Refer to Table 90  |
| 0x021B  | W    | -                   | A_DUC_FDELAY_OVER_CLEAR | Overflow clear             | Refer to Table 92  |
| 0x0220  | RW   | 0                   | A_DUC_IIR_ROUNDING_ENA  | Improve NCO rounding noise | Refer to Table 94  |
| 0x0230  | RW   | 0                   | A_CHIRP_MIN_FREQ_LSB    | DDS chirp mode             | Refer to Table 96  |
| 0x0231  | RW   | 0                   | A_CHIRP_MIN_FREQ_MSB    | DDS chirp mode             | Refer to Table 97  |
| 0x0232  | RW   | 0                   | A_CHIRP_MAX_FREQ_LSB    | DDS chirp mode             | Refer to Table 98  |
| 0x0233  | RW   | 0                   | A_CHIRP_MAX_FREQ_MSB    | DDS chirp mode             | Refer to Table 99  |
| 0x0234  | RW   | 0                   | A_CHIRP_STEP_FREQ_LSB   | DDS chirp mode             | Refer to Table 100 |
| 0x0235  | RW   | 0                   | A_CHIRP_STEP_FREQ_MSB   | DDS chirp mode             | Refer to Table 101 |
| 0x0237  | RW   | 1                   | A_CHIRP_REPEAT          | DDS chirp mode             | Refer to Table 102 |
| 0x0238  | RW   | 1                   | A_CHIRP_RESET_TO_ZERO   | DDS chirp mode             | Refer to Table 103 |
| 0x0241  | RW   | 0                   | A_NCO_LSB               | NCO                        | Refer to Table 112 |
| 0x0242  | RW   | 0                   | A_NCO_MSB               | NCO                        | Refer to Table 113 |
| 0x0243  | RW   | 1                   | A_FH_CLEAR_PHASE        | FREQUENCY HOPPING          | Refer to Table 116 |
| 0x0244  | RW   | 0                   | A_FH_ROT_MIXER          | FREQUENCY HOPPING          | Refer to Table 117 |
| 0x0245  | RW   | 0                   | A_PHASE_OFFSET_LSB      | FREQUENCY HOPPING          | Refer to Table 118 |
| 0x0246  | RW   | 0                   | A_PHASE_OFFSET_MSB      | FREQUENCY HOPPING          | Refer to Table 119 |
| 0x0250  | RW   | 0                   | A_DDS_AMPLITUDE         | DDS chirp mode             | Refer to Table 124 |
| 0x0260  | RW   | 1                   | A_BH_CLEAR_PHASE        | BEAM FORMING               | Refer to Table 126 |
| 0x0261  | RW   | 0                   | A_BH_GAIN_ZONE1         | BEAM FORMING               | Refer to Table 127 |
| 0x0262  | RW   | 8                   | A_BH_DELAY_COARSE_ZONE1 | BEAM FORMING               | Refer to Table 128 |
| 0x0263  | RW   | 0                   | A_BH_DELAY_FINE_ZONE1   | BEAM FORMING               | Refer to Table 129 |
| 0x0264  | RW   | 0                   | A_BH_GAIN_ZONE2         | BEAM HOPPING               | Refer to Table 130 |
| 0x0265  | RW   | 8                   | A_BH_DELAY_COARSE_ZONE2 | BEAM HOPPING               | Refer to Table 131 |
| 0x0266  | RW   | 0                   | A_BH_DELAY_FINE_ZONE2   | BEAM HOPPING               | Refer to Table 132 |
| 0x0267  | RW   | 0                   | A_BH_GAIN_ZONE3         | BEAM HOPPING               | Refer to Table 133 |
| 0x0268  | RW   | 8                   | A_BH_DELAY_COARSE_ZONE3 | BEAM HOPPING               | Refer to Table 134 |
| 0x0269  | RW   | 0                   | A_BH_DELAY_FINE_ZONE3   | BEAM HOPPING               | Refer to Table 135 |
| 0x026A  | RW   | 0                   | A_BH_GAIN_ZONE4         | BEAM HOPPING               | Refer to Table 136 |
| 0x026B  | RW   | 8                   | A_BH_DELAY_COARSE_ZONE4 | BEAM HOPPING               | Refer to Table 137 |

| Address | Type | Default Value (Hex) | Register name              | Short description             | Section            |
|---------|------|---------------------|----------------------------|-------------------------------|--------------------|
| 0x026C  | RW   | 0                   | A_BH_DELAY_FINE_ZONE4      | BEAM HOPPING                  | Refer to Table 138 |
| 0x0280  | RW   | 0AFF                | A_HSSL_POL                 | HSSL polarity on Core A       | Refer to Table 152 |
| 0x0301  | RW   | 0                   | B_ASINC_GAIN               | Anti-Sinc compensation        | Refer to Table 69  |
| 0x0302  | RW   | 0                   | B_GAIN_CAL                 | Gain adjustment               | Refer to Table 71  |
| 0x0303  | R    | -                   | B_ASINC_OVERFLOW           | Anti-Sinc filter overflow     | Refer to Table 73  |
| 0x0304  | W    | -                   | B_ASINC_OVERFLOW_CLEAR     | Anti-Sinc filter overflow     | Refer to Table 75  |
| 0x0305  | RW   | 0080                | B_ASINC_COEFF_1            | Anti-sinc coefficient         | Refer to Table 78  |
| 0x0306  | RW   | 0                   | B_ASINC_COEFF_2            | Anti-sinc coefficient         | Refer to Table 79  |
| 0x0310  | R    | -                   | B_DUC_OVERFLOW             | Digital Up Converter overflow | Refer to Table 81  |
| 0x0311  | W    | -                   | B_DUC_INTERPOL1_OVER_CLEAR | Overflow clear                | Refer to Table 83  |
| 0x0313  | W    | -                   | B_DUC_INTERPOL2_OVER_CLEAR | Overflow clear                | Refer to Table 85  |
| 0x0315  | W    | -                   | B_DUC_INTERPOL3_OVER_CLEAR | Overflow clear                | Refer to Table 87  |
| 0x0317  | W    | -                   | B_DUC_INTERPOL4_OVER_CLEAR | Overflow clear                | Refer to Table 89  |
| 0x0319  | W    | -                   | B_DUC_MIXER_OVER_CLEAR     | Overflow clear                | Refer to Table 91  |
| 0x031B  | W    | -                   | B_DUC_FDELAY_OVER_CLEAR    | Overflow clear                | Refer to Table 93  |
| 0x0320  | RW   | 0                   | B_DUC_IIR_ROUNDING_ENA     | DDS chirp mode                | Refer to Table 95  |
| 0x0330  | RW   | 0                   | B_CHIRP_MIN_FREQ_LSB       | DDS chirp mode                | Refer to Table 104 |
| 0x0331  | RW   | 0                   | B_CHIRP_MIN_FREQ_MSB       | DDS chirp mode                | Refer to Table 105 |
| 0x0332  | RW   | 0                   | B_CHIRP_MAX_FREQ_LSB       | DDS chirp mode                | Refer to Table 106 |
| 0x0333  | RW   | 0                   | B_CHIRP_MAX_FREQ_MSB       | DDS chirp mode                | Refer to Table 107 |
| 0x0334  | RW   | 0                   | B_CHIRP_STEP_FREQ_LSB      | DDS chirp mode                | Refer to Table 108 |
| 0x0335  | RW   | 0                   | B_CHIRP_STEP_FREQ_MSB      | DDS chirp mode                | Refer to Table 109 |
| 0x0337  | RW   | 1                   | B_CHIRP_REPEAT             | DDS chirp mode                | Refer to Table 110 |
| 0x0338  | RW   | 1                   | B_CHIRP_RESET_TO_ZERO      | DDS chirp mode                | Refer to Table 111 |
| 0x0341  | RW   | 0                   | B_NCO_LSB                  | NCO                           | Refer to Table 114 |
| 0x0342  | RW   | 0                   | B_NCO_MSB                  | NCO                           | Refer to Table 115 |
| 0x0343  | RW   | 1                   | B_FH_CLEAR_PHASE           | FREQUENCY HOPPING             | Refer to Table 120 |
| 0x0344  | RW   | 0                   | B_FH_ROT_MIXER             | FREQUENCY HOPPING             | Refer to Table 121 |
| 0x0345  | RW   | 0                   | B_PHASE_OFFSET_LSB         | FREQUENCY HOPPING             | Refer to Table 122 |
| 0x0346  | RW   | 0                   | B_PHASE_OFFSET_MSB         | FREQUENCY HOPPING             | Refer to Table 123 |

| Address | Type | Default Value (Hex) | Register name            | Short description             | Section            |
|---------|------|---------------------|--------------------------|-------------------------------|--------------------|
| 0x0350  | RW   | 0                   | B_DDS_AMPLITUDE          | DDS chirp mode                | Refer to Table 125 |
| 0x0360  | RW   | 1                   | B_BH_CLEAR_PHASE         | BEAM FORMING                  | Refer to Table 139 |
| 0x0361  | RW   | 0                   | B_BH_GAIN_ZONE1          | BEAM FORMING                  | Refer to Table 140 |
| 0x0362  | RW   | 8                   | B_BH_DELAY_COARSE_ZONE1  | BEAM FORMING                  | Refer to Table 141 |
| 0x0363  | RW   | 0                   | B_BH_DELAY_FINE_ZONE1    | BEAM FORMING                  | Refer to Table 142 |
| 0x0364  | RW   | 0                   | B_BH_GAIN_ZONE2          | BEAM HOPPING                  | Refer to Table 143 |
| 0x0365  | RW   | 8                   | B_BH_DELAY_COARSE_ZONE2  | BEAM HOPPING                  | Refer to Table 144 |
| 0x0366  | RW   | 0                   | B_BH_DELAY_FINE_ZONE2    | BEAM HOPPING                  | Refer to Table 145 |
| 0x0367  | RW   | 0                   | B_BH_GAIN_ZONE3          | BEAM HOPPING                  | Refer to Table 146 |
| 0x0368  | RW   | 8                   | B_BH_DELAY_COARSE_ZONE3  | BEAM HOPPING                  | Refer to Table 147 |
| 0x0369  | RW   | 0                   | B_BH_DELAY_FINE_ZONE3    | BEAM HOPPING                  | Refer to Table 148 |
| 0x036A  | RW   | 0                   | B_BH_GAIN_ZONE4          | BEAM HOPPING                  | Refer to Table 149 |
| 0x036B  | RW   | 8                   | B_BH_DELAY_COARSE_ZONE4  | BEAM HOPPING                  | Refer to Table 150 |
| 0x036C  | RW   | 0                   | B_BH_DELAY_FINE_ZONE4    | BEAM HOPPING                  | Refer to Table 151 |
| 0x0380  | RW   | 0AFF                | B_HSSL_POL               | HSSL polarity on Core B       | Refer to Table 153 |
| 0x0400  | RW   | 0                   | PLUS10_PERCENT_DAC_CORE  | +10% on DAC Gain              | Refer to Table 154 |
| 0x0500  | R    | -                   | SYNC_FLAG                | SYNC forbidden area detection | Refer to Table 155 |
| 0x0501  | RW   | 0                   | SYNC_FLAG_RST            | Reset of SYNC_FLAG            | Refer to Table 156 |
| 0x0502  | RW   | 0                   | SYNC_CFG                 | SYNC programmable shift       | Refer to Table 157 |
| 0x0503  | RW   | 0                   | SHIFT_BUFFER             | Multi-DAC synchronization     | Refer to Table 158 |
| 0x0504  | RW   | 0                   | BUFFER_CFG               | Multi-DAC synchronization     | Refer to Table 159 |
| 0x0505  | RW   | 4343                | MAX_LATENCY_FIRST_DATA   | Multi-DAC synchronization     | Refer to Table 160 |
| 0x0506  | R    | -                   | LATENCY_FIRST_DATA       | Multi-DAC synchronization     | Refer to Table 161 |
| 0x0507  | R    | -                   | SYNC_BUFFER_OVERFLOW     | Multi-DAC synchronization     | Refer to Table 162 |
| 0x0610  | R    | -                   | A_ESISTREAM_FLASH_STATUS | ESISTREAM status              | Refer to Table 163 |
| 0x0611  | R    | -                   | A_ESISTREAM_PRBS_STATUS  | ESISTREAM status              | Refer to Table 164 |
| 0x0612  | R    | -                   | B_ESISTREAM_FLASH_STATUS | ESISTREAM status              | Refer to Table 165 |

| Address | Type | Default Value (Hex) | Register name           | Short description | Section            |
|---------|------|---------------------|-------------------------|-------------------|--------------------|
| 0x0613  | R    | -                   | B_ESISTREAM_PRBS_STATUS | ESISTREAM status  | Refer to Table 166 |

### 12.3 Register details

R = Read only register

RW = Read/Write register

W = Write only register

A writing in this address causes an event. The Event is described in the register description.

The value of writing can be either 0 or 1. It is recommended to write a 0 value.

The value of reading must be ignored.

Address are in hexadecimal

**Table 27. CHIP\_ID @0x0001**

| Bit  | Field   | Type | Default value | Core | Description |
|------|---------|------|---------------|------|-------------|
| 15:0 | CHIP_ID | R    | N/A           | N/A  | Chip id     |

**Table 28. SERIAL\_NUMBER @0x0002**

| Bit  | Field         | Type | Default value | Core | Description   |
|------|---------------|------|---------------|------|---------------|
| 15:0 | SERIAL_NUMBER | R    | N/A           | N/A  | Serial number |

**Table 29. OTP\_LOADING @0x0003**

| Bit  | Field       | Type | Default value | Core | Description                                      |
|------|-------------|------|---------------|------|--|
| 15:1 |             |      |               |      | Reserved   |
| 0    | OTP_LOADING | W    | N/A           | N/A  | A writing in this address causes the OTP loading |

**Table 30. OTP\_STATUS @0x0004**

| Bit  | Field      | Type | Default value | Core | Description  |
|------|------------|------|---------------|------|--|
| 15:2 |            |      |               |      | Reserved   |
| 1    | OTP_PARITY | R    | N/A           | N/A  | 1: OTP parity ok<br>0: OTP parity failed   |
| 0    | OTP_READY  |      |               |      | 1: OTP ready, OTP are ready 200 $\mu$ s maximum after the end of reset<br>0: OTP not ready |

**Table 31. EXTRA\_SEE\_PROTECT @0x0005**

| Bit  | Field             | Type | Default value | Core | Description  |
|------|-------------------|------|---------------|------|--|
| 15:1 |                   |      |               |      | Reserved   |
| 0    | EXTRA_SEE_PROTECT | RW   | 0             | AB   | 1: additional SEE protections (optional)<br>0: major protections are available (default)<br><br>WARNING: when EXTRA_SEE_PROTECT = 1, the SYNC signal has no effect |

Table 32. SSO\_CFG @0x0006

| Bit  | Field          | Type | Default value | Core | Description   |
|------|----------------|------|---------------|------|---|
| 15:4 |                |      |               |      | Reserved  |
| 3    | SSO_ENA        | RW   | 0             | AB   | 1: clock SSO enable<br>0: clock SSO disable (default)   |
| 2    | SSO_FULL_SWING |      | 0             |      | 1: full swing for SSO clock<br>0: reduce swing for SSO clock  |
| 1:0  | SSO_RATIO      |      | 0             |      | Ratio "frequency external clock" / "frequency SSO clock" in NRZ and RF mode<br>11: 4<br>10: 8<br>01: 16<br>00: 32 (default)<br><br>Ratio "frequency external clock" / "frequency SSO clock in 2RF mode<br>11: 8<br>10: 16<br>01: 32<br>00: 64 (default) |

Table 33. CLKOUT\_SWING @0x0007

| Bit  | Field             | Type | Default value | Core | Description   |
|------|-------------------|------|---------------|------|---|
| 15:2 |                   |      |               |      | Reserved  |
| 1    | CLKOUT_ENA        | RW   | 0             | N/A  | 0: CLKOUT disabled (default)<br>1: CLKOUT enabled         |
| 0    | CLKOUT_FULL_SWING |      | 0             |      | 0: CLKOUT reduced swing (default)<br>1: CLKOUT full swing |

Table 34. SYNCOUT\_CFG @0x0008

| Bit  | Field            | Type | Default value | Core | Description   |
|------|------------------|------|---------------|------|---|
| 15:2 |                  |      |               |      | Reserved  |
| 1    | SYNCO_ENA        | RW   | 0             | N/A  | 0: SYNCOUT disabled (default)<br>1: SYNCOUT enabled         |
| 0    | SYNCO_FULL_SWING |      | 0             |      | 0: SYNCOUT reduced swing (default)<br>1: SYNCOUT full swing |

Table 35. INTERPOL\_MODE @0x0009

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:2 |                 |      |               |      | Reserved  |
| 3:2  | B_INTERPOL_MODE | RW   | 0             | B    | For core B only:<br>00 no interpolation<br>01: interpolation by 4<br>10: interpolation by 8<br>11: interpolation by 16  |
| 1:0  | A_INTERPOL_MODE |      | 0             | A    | For core A only:<br>00: no interpolation<br>01: interpolation by 4<br>10: interpolation by 8<br>11: interpolation by 16 |

## Note:

For interpolation by 4, 8 serial links are used per core

For interpolation by 8, 4 serial links are used per core

For interpolation by 16, 2 serial links are used per core

For interpolation by 4 or by 8 or by 16, the serial link number 0 is activated or not with the register @FH\_HSSL0\_ENA Serial link number 0 is disabled by default

Without interpolation, 16 serial links are used per core



Table 36. ESISTREAM\_CFG @0x000B

| Bit  | Field          | Type | Default value | Core | Description   |
|------|----------------|------|---------------|------|---|
| 15:2 |                |      |               |      | Reserved  |
| 3    | ESI_PARITY_ENA | RW   | 0             | AB   | 1: Parity enable (*)<br>0: Parity disable (default value)   |
| 2    | ESI_PRBS_ENA   |      | 1             |      | 1: PRBS enable (default value)<br>0: PRBS disable   |
| 1    | ESI_DC_ENA     |      | 1             |      | 1: DC balance enable (default value)<br>0: DC balance disable                                     |
| 0    | ESI_LSB_FIRST  |      | 1             |      | The first bit transmitted of the ESISTREAM frame:<br>1: LSB first (default value)<br>0: MSB first |

Note (\*): The parity bit is on the 13<sup>th</sup> position in the ESistream frame (CB2 bit)  
Refer to section 10.2 for bit parity position

Table 37. TEST\_MODE\_CFG @0x000C

| Bit  | Field               | Type | Default value | Core | Description   |
|------|---------------------|------|---------------|------|---|
| 15:4 | TEST_MODE_CST_VALUE | RW   | 0             | AB   | Constant value  |
| 3    | FLASH_PATTERN_CFG   |      | 0             |      | Flash Pattern Configuration, the following pattern is repeated in a loop at DAC output<br>1: 14 minimum samples + 2 maximum samples<br>0: 15 minimum samples + 1 maximum sample (default) |
| 2:0  | TEST_MODE           |      | 0             |      | 111: constant value<br>110: flash pattern<br>101: ramp mode<br>100: 128 multi tones pattern<br>000: test mode disable (default value)   |

Table 38. BEAM\_ENA @0x000D

| Bit  | Field    | Type | Default value | Core | Description   |
|------|----------|------|---------------|------|---|
| 15:3 |          |      |               |      | Reserved  |
| 2:0  | BEAM_ENA | RW   | 0             | AB   | 111: BeamHopping enable with 4 zones<br>110: BeamHopping enable with 3 zones<br>101: BeamHopping enable with 2 zones<br>100: BeamForming enable (with 1 zone)<br>000: BeamForming disable (default value) |

Table 39. DDS\_ENA @0x000E

| Bit  | Field       | Type | Default value | Core | Description  |
|------|-------------|------|---------------|------|--|
| 15:6 |             |      |               |      | Reserved   |
| 5    | B_CHIRP_RUN | RW   | 0             | B    | CHIRP run on core B<br>1: CHIRP run enable<br>0: CHIRP run disable (default value)                               |
| 4    | B_CHIRP_ENA |      | 0             |      | CHIRP enable on core B<br>1: CHIRP enable<br>0: CHIRP disable (default value)                                    |
| 3    | B_DDS_ENA   |      | 0             |      | Direct Digital Synthesizer enable (sinus generator) on core B<br>1: DDS enable<br>0: DDS disable (default value) |
| 2    | A_CHIRP_RUN |      | 0             | A    | CHIRP run on core A<br>1: CHIRP run enable<br>0: CHIRP run disable (default value)                               |
| 1    | A_CHIRP_ENA |      | 0             |      | CHIRP enable on core A<br>1: CHIRP enable<br>0: CHIRP disable (default value)                                    |
| 0    | A_DDS_ENA   |      | 0             |      | Direct Digital Synthesizer enable (sinus generator) on core A<br>1: DDS enable<br>0: DDS disable (default value) |

**Table 40. TRIGGER\_ENA @0x000F**

| Bit  | Field         | Type | Default value | Core | Description   |
|------|---------------|------|---------------|------|---|
| 15:2 |               |      |               |      | Reserved  |
| 1    | B_TRIG_FH_DDS | RW   | 0             | B    | The TRIGGER is enabled for Frequency Hopping or DDS mode (core B) |
| 0    | A_TRIG_FH_DDS |      |               | A    | The TRIGGER is enable for Frequency Hopping or DDS mode (core A)  |

**Table 41. FH\_HSSL0\_ENA @0x0010**

| Bit  | Field        | Type | Default value | Core | Description  |
|------|--------------|------|---------------|------|--|
| 15:1 |              |      |               |      | Reserved   |
| 0    | FH_HSSL0_ENA | RW   | 0             | AB   | Serial link number 0 enable for Frequency Hopping<br>1: NCO programming by serial link number 0<br>0: NCO programming by SPI (default) |

**Table 42. OUTPUT\_CFG @0x0011**

| Bit  | Field        | Type | Default value | Core   | Description   |
|------|--------------|------|---------------|--|---|
| 15:3 |              |      |               |  | Reserved  |
| 2    | 2RF_ENA      | RW   | 0             | AB   | 2RF mode<br>1: 2RF for core A and B, bit[1:0] are no more taken into account.<br>0: 2RF disable bit[1:0] are taken into account (default) |
| 1    | B_NRZ_RF_ENA |      | B             | NRZ mode enable or RF mode enable (core B).<br>1: RF<br>0: NRZ (default) |   |
| 0    | A_NRZ_RF_ENA |      | A             | NRZ mode enable or RF mode enable (core A).<br>1: RF<br>0: NRZ (default) |   |

Example:

1xx: 2RF mode for core A and B (external clock = 24 GHz maximum)

011: RF mode for core A and B

010: NRZ mode core A and RF mode for core B

001: RF mode core A and NRZ mode for core B

000: NRZ mode for core A and B

**Table 43. ASINC\_ENA @0x0012**

| Bit  | Field       | Type | Default value | Core   | Description  |
|------|-------------|------|---------------|--|--|
| 15:2 |             |      |               |  | Reserved   |
| 1    | B_ASINC_ENA | RW   | 0             | B  | Anti-Sinc Enable (core B)<br>1: Anti Sinc function enable<br>0: Anti Sinc function disable (default) |
| 0    | A_ASINC_ENA |      | A             | Anti-Sinc Enable (core A)<br>1: Anti Sinc function enable<br>0: Anti Sinc function disable (default) |  |

**Table 44. DUAL\_CORE\_ENA @0x0014**

| Bit  | Field         | Type | Default value | Core | Description   |
|------|---------------|------|---------------|------|---|
| 15:1 |               |      |               |      | Reserved  |
| 0    | DUAL_CORE_ENA | RW   | 1             | AB   | 1: The first data of ESStream protocol core A and core B will be available at the output of the DAC at the same time. (default value)<br>0: The first data of ESStream protocol can start at any time for core A or B. In other words the 16 HSSLs core A and the 16 HSSLs core B are independents. |

**Note:**

If @DUAL\_CORE\_ENA = 1, it is mandatory to start the 32 HSSLs (or ESStream protocol) in the same timing window.

For a serial link data rate of 12 Gbps:

If the 32 HSSLs are all the same length, the timing window is 3.3 ns

If the 32 HSSLs have 10 cm difference between the shortest and the longest wire, the timing window is 2.7 ns

If @DUAL\_CORE\_ENA = 0, it is mandatory to start the 16 HSSLs core A (or ESStream protocol) in the same timing window and the 16 HSSLs core B in another timing window.

For a serial link data rate of 12 Gbps:

If the 16 HSSLs core A are all the same length, the timing window core A is 3.3 ns

If the 16 HSSLs core B are all the same length, the timing window core B is 3.3 ns

If the 16 HSSLs core A have 10 cm difference between the shortest and the longest wire, the timing window core A is 2.7 ns

If the 16 HSSLs core B have 10 cm difference between the shortest and the longest wire, the timing window core B is 2.7 ns

**Table 45. DATA\_SIGNED\_ENA @0x0015**

| Bit  | Field             | Type | Default value | Core | Description  |
|------|-------------------|------|---------------|------|--|
| 15:2 |                   |      |               |      | Reserved   |
| 1    | B_DATA_SIGNED_ENA | RW   | 0             | B    | The data used in the ESStream frame is in format (core B):<br>1: signed<br>0: unsigned (default) |
| 0    | A_DATA_SIGNED_ENA |      | 0             | A    | The data used in the ESStream frame is in format (core A):<br>1: signed<br>0: unsigned (default) |

The DATA\_SIGNED\_ENA register is available only for mode with no interpolation (INTERPOL\_MODE=0).

With interpolation by 4, DATA\_SIGNED\_ENA register has no effect.

**Table 46. TRIG\_FH\_CHIRP @0x0017**

| Bit  | Field         | Type | Default value | Core | Description   |
|------|---------------|------|---------------|------|---|
| 15:1 |               |      |               |      | Reserved  |
| 0    | TRIG_FH_CHIRP | W    | N/A           | AB   | Trigger for Frequency Hopping or DDS/CHIRP mode for core A and B. A writing in this address causes a TRIGGER. |

**Table 47. A\_TRIG\_FH\_CHIRP @0x0018**

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:1 |                 |      |               |      | Reserved  |
| 0    | A_TRIG_FH_CHIRP | W    | N/A           | A    | Trigger for Frequency Hopping or DDS/CHIRP and for core A only. A writing in this address causes a TRIGGER. |

Table 48. B\_TRIG\_FH\_CHIRP @0x0019

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:1 |                 |      |               |      | Reserved  |
| 0    | B_TRIG_FH_CHIRP | W    | N/A           | B    | Trigger for Frequency Hopping or DDS/CHIRP and for core B only. A writing in this address causes a TRIGGER. |

Table 49. TRIG\_BH @0x001A

| Bit  | Field   | Type | Default value | Core | Description   |
|------|---------|------|---------------|------|---|
| 15:1 |         |      |               |      | Reserved  |
| 0    | TRIG_BH | W    | N/A           | AB   | Trigger for Beam Hopping/forming mode for core A and B<br>A writing in this address causes a TRIGGER. |

Table 50. A\_TRIG\_BH @0x001B

| Bit  | Field     | Type | Default value | Core | Description  |
|------|-----------|------|---------------|------|--|
| 15:1 |           |      |               |      | Reserved   |
| 0    | A_TRIG_BH | W    | N/A           | A    | Trigger for Beam Hopping/forming mode for core A only<br>A writing in this address causes a TRIGGER. |

Table 51. B\_TRIG\_BH @0x001C

| Bit  | Field     | Type | Default value | Core | Description  |
|------|-----------|------|---------------|------|--|
| 15:1 |           |      |               |      | Reserved   |
| 0    | B_TRIG_BH | W    | N/A           | B    | Trigger for Beam Hopping/forming mode for core B only<br>A writing in this address causes a TRIGGER. |

Table 52. A\_HSSL\_POWER\_ON @0x0020

| Bit  | Field           | Type | Default value | Core | Description  |
|------|-----------------|------|---------------|------|--|
| 15:0 | A_HSSL_POWER_ON | RW   | 0x FFFF       | A    | Bit[15] = power ON serial link number 15<br>.<br>.<br>Bit[2] = power ON serial link number 2<br>Bit[1] = power ON serial link number 1<br>Bit[0] = power ON serial link number 0<br><br>Bit[n]=0: serial link number n is powered OFF<br>Bit[n]=1: serial link number n is powered ON<br>By default all serial link are powered ON |

Table 53. B\_HSSL\_POWER\_ON @0x0021

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:0 | B_HSSL_POWER_ON | RW   | 0x FFFF       | B    | Bit[15] = power ON serial link number 15<br>.<br>.<br>Bit[2] = power ON serial link number 2<br>Bit[1] = power ON serial link number 1<br>Bit[0] = power ON serial link number 0<br><br>Bit[n]=0: serial link number n is powered OFF<br>Bit[n]=1: serial link number n is powered ON<br>By default all serial links are powered ON |

**Table 54. POWER\_ISOLATION @0x0023**

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:1 |                 |      |               |      | Reserved  |
| 0    | POWER_ISOLATION | RW   | 1             | N/A  | 1: core A is power ON, no power isolation is needed<br>0: core A is power OFF, enable the power isolation between core A and B. |

**Table 55. DUC\_LOAD\_NCO @0x0025**

| Bit  | Field        | Type | Default value | Core | Description   |
|------|--------------|------|---------------|------|---|
| 15:3 |              |      |               |      | Reserved  |
| 2:0  | DUC_LOAD_NCO | RW   | 0             | AB   | 000 : NCO is not taken into account (default value)<br>111 : NCO is taken into account by digital<br><br>Must be set to "111" after NCO parameters update and before the SYNC signal. This SPI instruction is mandatory |

Procedure to load NCO parameters before SYNC signal:

```

RESET
WRITE @A_NCO_MSB      0x ----
WRITE @A_NCO_LSB      0x ----
WRITE @B_NCO_MSB      0x ----
WRITE @B_NCO_LSB      0x ----
WRITE @DUC_LOAD_NCO   0x 0007
SYNC

```

**Table 56. A\_HSSL\_STATUS\_EYE\_DRIFT\_1 @0x0100**

| Bit   | Field                    | Type | Default value | Core | Description  |
|-------|--------------------------|------|---------------|------|--|
| 15:14 | A_HSSL7_STATUS_EYE_DRIFT | R    | N/A           | A    | This is a warning when the serial link eye has drifted and reached the limit of reception. The drift can be due to a variation of temperature for example.<br><br>11: warning, eye has reached the sampling limit<br>10 or 10 : warning, eye is near the sampling limit<br>00: status OK |
| 13:12 | A_HSSL6_STATUS_EYE_DRIFT |      |               |      |  |
| 11:10 | A_HSSL5_STATUS_EYE_DRIFT |      |               |      |  |
| 9:8   | A_HSSL4_STATUS_EYE_DRIFT |      |               |      |  |
| 7:6   | A_HSSL3_STATUS_EYE_DRIFT |      |               |      |  |
| 5:4   | A_HSSL2_STATUS_EYE_DRIFT |      |               |      |  |
| 3:2   | A_HSSL1_STATUS_EYE_DRIFT |      |               |      |  |
| 1:0   | A_HSSL0_STATUS_EYE_DRIFT |      |               |      |  |

**Table 57. A\_HSSL\_STATUS\_EYE\_DRIFT\_2 @0x0101**

| Bit   | Filed                     | Type | Default value | Core | Description   |
|-------|---------------------------|------|---------------|------|---|
| 15:14 | A_HSSL15_STATUS_EYE_DRIFT | R    | N/A           | A    | This is a warning when the serial link eye has drifted and reached the limit of reception. The drift can be due to a variation of temperature for example.<br><br>11: warning, eye has reached the sampling limit<br>10 or 10: warning, eye is near the sampling limit<br>00: status OK |
| 13:12 | A_HSSL14_STATUS_EYE_DRIFT |      |               |      |   |
| 11:10 | A_HSSL13_STATUS_EYE_DRIFT |      |               |      |   |
| 9:8   | A_HSSL12_STATUS_EYE_DRIFT |      |               |      |   |
| 7:6   | A_HSSL11_STATUS_EYE_DRIFT |      |               |      |   |
| 5:4   | A_HSSL10_STATUS_EYE_DRIFT |      |               |      |   |
| 3:2   | A_HSSL9_STATUS_EYE_DRIFT  |      |               |      |   |
| 1:0   | A_HSSL8_STATUS_EYE_DRIFT  |      |               |      |   |

**Table 58. A\_HSSL\_STATUS\_EYE\_OPENING\_1 @0x0102**

| Bit   | Field                      | Type | Default value | Core | Description  |
|-------|----------------------------|------|---------------|------|--|
| 15    |                            |      |               |      | Reserved   |
| 14:12 | A_HSSL4_STATUS_EYE_OPENING | R    | N/A           | A    | This is an information about the quality of serial link eye number 0 to 4.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | A_HSSL3_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | A_HSSL2_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | A_HSSL1_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | A_HSSL0_STATUS_EYE_OPENING |      |               |      |  |

**Table 59. A\_HSSL\_STATUS\_EYE\_OPENING\_2 @0x0103**

| Bit   | Field                      | Type | Default value | Core | Description  |
|-------|----------------------------|------|---------------|------|--|
| 15    |                            |      |               |      | Reserved   |
| 14:12 | A_HSSL9_STATUS_EYE_OPENING | R    | N/A           | A    | This is an information about the quality of serial link eye number 5 to 9.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | A_HSSL8_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | A_HSSL7_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | A_HSSL6_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | A_HSSL5_STATUS_EYE_OPENING |      |               |      |  |

**Table 60. A\_HSSL\_STATUS\_EYE\_OPENING\_3 @0x0104**

| Bit   | Field                       | Type | Default value | Core | Description  |
|-------|-----------------------------|------|---------------|------|--|
| 15    |                             |      |               |      | Reserved   |
| 14:12 | A_HSSL14_STATUS_EYE_OPENING | R    | N/A           | A    | This is an information about the quality of serial link eye number 10 to 14.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | A_HSSL13_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | A_HSSL12_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | A_HSSL11_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | A_HSSL10_STATUS_EYE_OPENING |      |               |      |  |

Table 61. A\_HSSL\_STATUS\_EYE\_OPENING\_4 @0x0105

| Bit  | Field                       | Type | Default value | Core | Description  |
|------|-----------------------------|------|---------------|------|--|
| 15:3 |                             |      |               |      | Reserved   |
| 2:0  | A_HSSL15_STATUS_EYE_OPENING | R    | N/A           | A    | This is an information about the quality of serial link eye number 15.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |

Table 62. B\_HSSL\_STATUS\_EYE\_DRIFT\_1 @0x0106

| Bit   | Field                    | Type | Default value | Core | Description  |
|-------|--------------------------|------|---------------|------|--|
| 15:14 | B_HSSL7_STATUS_EYE_DRIFT | R    | N/A           | B    | This is a warning when the serial link eye has drifted and reached the limit of reception. The drift can be due to a variation of temperature for example.<br><br>11: warning, eye has reached the sampling limit<br>10 or 10 : warning, eye is near the sampling limit<br>00: status OK |
| 13:12 | B_HSSL6_STATUS_EYE_DRIFT |      |               |      |  |
| 11:10 | B_HSSL5_STATUS_EYE_DRIFT |      |               |      |  |
| 9:8   | B_HSSL4_STATUS_EYE_DRIFT |      |               |      |  |
| 7:6   | B_HSSL3_STATUS_EYE_DRIFT |      |               |      |  |
| 5:4   | B_HSSL2_STATUS_EYE_DRIFT |      |               |      |  |
| 3:2   | B_HSSL1_STATUS_EYE_DRIFT |      |               |      |  |
| 1:0   | B_HSSL0_STATUS_EYE_DRIFT |      |               |      |  |

Table 63. B\_HSSL\_STATUS\_EYE\_DRIFT\_2 @0x0107

| Bit   | Field                     | Type | Default value | Core | Description  |
|-------|---------------------------|------|---------------|------|--|
| 15:14 | B_HSSL15_STATUS_EYE_DRIFT | R    | N/A           | B    | This is a warning when the serial link eye has drifted and reached the limit of reception. The drift can be due to a variation of temperature for example.<br><br>11: warning, eye has reached the sampling limit<br>10 or 10 : warning, eye is near the sampling limit<br>00: status OK |
| 13:12 | B_HSSL14_STATUS_EYE_DRIFT |      |               |      |  |
| 11:10 | B_HSSL13_STATUS_EYE_DRIFT |      |               |      |  |
| 9:8   | B_HSSL12_STATUS_EYE_DRIFT |      |               |      |  |
| 7:6   | B_HSSL11_STATUS_EYE_DRIFT |      |               |      |  |
| 5:4   | B_HSSL10_STATUS_EYE_DRIFT |      |               |      |  |
| 3:2   | B_HSSL9_STATUS_EYE_DRIFT  |      |               |      |  |
| 1:0   | B_HSSL8_STATUS_EYE_DRIFT  |      |               |      |  |

Table 64. B\_HSSL\_STATUS\_EYE\_OPENING\_1 @0x0108

| Bit   | Field                      | Type | Default value | Core | Description  |
|-------|----------------------------|------|---------------|------|--|
| 15    |                            |      |               |      | Reserved   |
| 14:12 | B_HSSL4_STATUS_EYE_OPENING | R    | N/A           | B    | This is an information about the quality of serial link eye number 0 to 4.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | B_HSSL3_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | B_HSSL2_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | B_HSSL1_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | B_HSSL0_STATUS_EYE_OPENING |      |               |      |  |

Table 65. B\_HSSL\_STATUS\_EYE\_OPENING\_2 @0x0109

| Bit   | Field                      | Type | Default value | Core | Description  |
|-------|----------------------------|------|---------------|------|--|
| 15    |                            |      |               |      | Reserved   |
| 14:12 | B_HSSL9_STATUS_EYE_OPENING | R    | N/A           | B    | This is an information about the quality of serial link eye number 5 to 9.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | B_HSSL8_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | B_HSSL7_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | B_HSSL6_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | B_HSSL5_STATUS_EYE_OPENING |      |               |      |  |

Table 66. B\_HSSL\_STATUS\_EYE\_OPENING\_3 @0x010A

| Bit   | Field                       | Type | Default value | Core | Description  |
|-------|-----------------------------|------|---------------|------|--|
| 15    |                             |      |               |      | Reserved   |
| 14:12 | B_HSSL14_STATUS_EYE_OPENING | R    | N/A           | B    | This is an information about the quality of serial link eye number 10 to 14.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |
| 11:9  | B_HSSL13_STATUS_EYE_OPENING |      |               |      |  |
| 8:6   | B_HSSL12_STATUS_EYE_OPENING |      |               |      |  |
| 5:3   | B_HSSL11_STATUS_EYE_OPENING |      |               |      |  |
| 2:0   | B_HSSL10_STATUS_EYE_OPENING |      |               |      |  |

Table 67. B\_HSSL\_STATUS\_EYE\_OPENING\_4 @0x010B

| Bit  | Field                       | Type | Default value | Core | Description  |
|------|-----------------------------|------|---------------|------|--|
| 15:3 |                             |      |               |      | Reserved   |
| 2:0  | B_HSSL15_STATUS_EYE_OPENING | R    | N/A           | B    | This is an information about the quality of serial link eye number 15.<br>111: eye's search is in progress<br>100: opening eye is very good<br>011: opening eye is good<br>010: opening eye is correct<br>001: opening eye is critical<br>000: eye's search failed |

Table 68. A\_ASINC\_GAIN @0x0201

| Bit   | Field        | Type | Default value | Core | Description   |
|-------|--------------|------|---------------|------|---|
| 15:10 |              |      |               |      | Reserved  |
| 9:0   | A_ASINC_GAIN | RW   | 0             | A    | 11 1111 1111 : gain = $1023 * 2^{-12}$ (gain max)<br>.....<br>00 0000 0010 : gain = $2 * 2^{-12}$<br>00 0000 0001 : gain = $2^{-12}$ (gain step)<br>00 0000 0000 : gain = 0 |



Table 69. B\_ASINC\_GAIN @0x0301

| Bit   | Field        | Type | Default value | Core | Description   |
|-------|--------------|------|---------------|------|---|
| 15:10 |              |      |               |      | Reserved  |
| 9:0   | B_ASINC_GAIN | RW   | 0             | B    | 11 1111 1111 : gain = $1023 * 2^{-12}$ (gain max)<br>.....<br>00 0000 0010 : gain = $2 * 2^{-12}$<br>00 0000 0001 : gain = $2^{-12}$ (gain step)<br>00 0000 0000 : gain = 0 |

Note: example for core B

Example for core B

$GAIN = 1 - B\_ASINC\_GAIN * 2^{-12}$  if BEAMFORMING is disable

$GAIN = 1 - B\_BH\_GAIN\_ZONE\_1 * 2^{-12}$  if BEAMFORMING is enable

$GAIN = 1 - B\_BH\_GAIN\_ZONE\_X * 2^{-12}$  if BEAMHOPPING is enable, with X = 1,2,3,4

Table 70. A\_GAIN\_CAL @0x0202

| Bit  | Field      | Type      | Default value | Core | Description  |
|------|------------|-----------|---------------|------|--|
| 15:5 |            |           |               |      | Reserved   |
| 4:0  | A_GAIN_CAL | RW<br>OTP | 0             | A    | 1 1111 : gain_calibration = $31 * 2^{-12}$<br>.....<br>0 0010 : gain_calibration = $2 * 2^{-12}$<br>0 0001 : gain_calibration = $2^{-12}$<br>0 0000 : gain_calibration = 0 |

Table 71. B\_GAIN\_CAL @0x0302

| Bit  | Field      | Type      | Default value | Core | Description  |
|------|------------|-----------|---------------|------|--|
| 15:5 |            |           |               |      | Reserved   |
| 4:0  | B_GAIN_CAL | RW<br>OTP | 0             | B    | 1 1111 : gain_calibration = $31 * 2^{-12}$<br>.....<br>0 0010 : gain_calibration = $2 * 2^{-12}$<br>0 0001 : gain_calibration = $2^{-12}$<br>0 0000 : gain_calibration = 0 |

Table 72. A\_ASINC\_OVERFLOW @0x0203

| Bit  | Field            | Type | Default value | Core | Description   |
|------|------------------|------|---------------|------|---|
| 15:1 |                  |      |               |      | Reserved  |
| 0    | A_ASINC_OVERFLOW | R    | N/A           | A    | 1: filter for anti-sinc are in overflow<br>0: filter for anti-sinc are in range |

Table 73. B\_ASINC\_OVERFLOW @0x0303

| Bit  | Field            | Type | Default value | Core | Description   |
|------|------------------|------|---------------|------|---|
| 15:1 |                  |      |               |      | Reserved  |
| 0    | B_ASINC_OVERFLOW | R    | N/A           | B    | 1: filter for anti-sinc are in overflow<br>0: filter for anti-sinc are in range |

**Table 74. A\_ASINC\_OVERFLOW\_CLEAR @0x0204**

| Bit  | Field                  | Type | Default value | Core | Description   |
|------|------------------------|------|---------------|------|---|
| 15:1 |                        |      |               |      | Reserved  |
| 0    | A_ASINC_OVERFLOW_CLEAR | W    | N/A           | A    | The action of writing in this register causes the reset of the overflow flag A_ASINC_OVERFLOW |

**Table 75. B\_ASINC\_OVERFLOW\_CLEAR @0x0304**

| Bit  | Field                  | Type | Default value | Core | Description   |
|------|------------------------|------|---------------|------|---|
| 15:1 |                        |      |               |      | Reserved  |
| 0    | B_ASINC_OVERFLOW_CLEAR | W    | N/A           | B    | The action of writing in this register causes the reset of the overflow flag B_ASINC_OVERFLOW |

**Table 76. A\_ASINC\_COEFF\_1 @0x0205**

| Bit   | Field           | Type | Default value | Core | Description   |
|-------|-----------------|------|---------------|------|---|
| 15:10 |                 |      |               |      | Reserved  |
| 9:0   | A_ASINC_COEFF_1 | RW   | 0x 080        | A    | [7:0] bits are fractional<br>10 1000 0000 = gain of 2.5 value<br>01 0000 0000 = gain of 1.0 value<br>00 0000 0000 = gain of 0.0 value<br>See NOTE below |

**Table 77. A\_ASINC\_COEFF\_2 @0x0206**

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:8 |                 |      |               |      | Reserved  |
| 7:0  | A_ASINC_COEFF_2 | RW   | 0             | A    | [6:0] bits are fractional<br>1000 0000 = gain of 1.0 value<br>0000 0000 = gain of 0.0 value (default)<br>See NOTE below |

Note: if A\_ASINC\_COEFF\_1= 1.0 and A\_ASINC\_COEFF\_2=0 then the ASINC function is disabled for core A.

**Table 78. B\_ASINC\_COEFF\_1 @0x0305**

| Bit   | Field           | Type | Default value | Core | Description   |
|-------|-----------------|------|---------------|------|---|
| 15:10 |                 |      |               |      | Reserved  |
| 9:0   | B_ASINC_COEFF_1 | RW   | 0x 080        | B    | [7:0] bits are fractional<br>10 1000 0000 = gain of 2.5 value<br>01 0000 0000 = gain of 1.0 value<br>00 0000 0000 = gain of 0.0 value<br>See NOTE below |

**Table 79. B\_ASINC\_COEFF\_2 @0x0306**

| Bit  | Field           | Type | Default value | Core | Description   |
|------|-----------------|------|---------------|------|---|
| 15:8 |                 |      |               |      | Reserved  |
| 7:0  | B_ASINC_COEFF_2 | RW   | 0             | B    | [6:0] bits are fractional<br>1000 0000 = gain of 1.0 value<br>0000 0000 = gain of 0.0 value<br>See NOTE below |

Note: if B\_ASINC\_COEFF\_1= 1.0 and B\_ASINC\_COEFF\_2=0 then the ASINC function is disabled for core B

**Table 80. A\_DUC\_OVERFLOW @0x0210**

| Bit  | Field             | Type | Default value | Core | Description  |
|------|-------------------|------|---------------|------|--|
| 15:6 |                   |      |               |      | Reserved   |
| 5    | A_DUC_OVER_FDELAY | R    | N/A           | A    | Digital Up Converter Overflow in the Fractional Delay filter |
| 4    | A_DUC_OVER_MIXER  |      |               |      | Digital Up Converter Overflow in the Mixer function          |
| 3    | A_DUC_OVER_INT4   |      |               |      | Digital Up Converter Overflow in the interpolation stage 4   |
| 2    | A_DUC_OVER_INT3   |      |               |      | Digital Up Converter Overflow in the interpolation stage 3   |
| 1    | A_DUC_OVER_INT2   |      |               |      | Digital Up Converter Overflow in the interpolation stage 2   |
| 0    | A_DUC_OVER_INT1   |      |               |      | Digital Up Converter Overflow in the interpolation stage 1   |

**Table 81. B\_DUC\_OVERFLOW @0x0310**

| Bit  | Field             | Type | Default value | Core | Description  |
|------|-------------------|------|---------------|------|--|
| 15:6 |                   |      |               |      | Reserved   |
| 5    | B_DUC_OVER_FDELAY | R    | N/A           | B    | Digital Up Converter Overflow in the fractional delay filter |
| 4    | B_DUC_OVER_MIXER  |      |               |      | Digital Up Converter Overflow in the mixer function          |
| 3    | B_DUC_OVER_INT4   |      |               |      | Digital Up Converter Overflow in the interpolation stage 4   |
| 2    | B_DUC_OVER_INT3   |      |               |      | Digital Up Converter Overflow in the interpolation stage 3   |
| 1    | B_DUC_OVER_INT2   |      |               |      | Digital Up Converter Overflow in the interpolation stage 2   |
| 0    | B_DUC_OVER_INT1   |      |               |      | Digital Up Converter Overflow in the interpolation stage 1   |

**Table 82. A\_DUC\_OVER\_INT1\_CLEAR @0x0211**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | A_DUC_OVER_INT1_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_INT1 overflow |

**Table 83. B\_DUC\_OVER\_INT1\_CLEAR @0x0311**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | B_DUC_OVER_INT1_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_INT1 overflow |

**Table 84. A\_DUC\_OVER\_INT2\_CLEAR @0x0213**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | A_DUC_OVER_INT2_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_INT2 overflow |

**Table 85. B\_DUC\_OVER\_INT2\_CLEAR @0x0313**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | B_DUC_OVER_INT2_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_INT2 overflow |

**Table 86. A\_DUC\_OVER\_INT3\_CLEAR @0x0215**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | A_DUC_OVER_INT3_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_INT3 overflow |

**Table 87. B\_DUC\_OVER\_INT3\_CLEAR @0x0315**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | B_DUC_OVER_INT3_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_INT3 overflow |

**Table 88. A\_DUC\_OVER\_INT4\_CLEAR @0x0217**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | A_DUC_OVER_INT4_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_INT4 overflow |

**Table 89. B\_DUC\_OVER\_INT4\_CLEAR @0x0317**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | B_DUC_OVER_INT4_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_INT4 overflow |

**Table 90. A\_DUC\_OVER\_MIXER\_CLEAR @0x0219**

| Bit  | Field                  | Type | Default value | Core | Description  |
|------|------------------------|------|---------------|------|--|
| 15:1 |                        |      |               |      | Reserved   |
| 0    | A_DUC_OVER_MIXER_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_MIXER overflow |

**Table 91. B\_DUC\_OVER\_MIXER\_CLEAR @0x0319**

| Bit  | Field                  | Type | Default value | Core | Description  |
|------|------------------------|------|---------------|------|--|
| 15:1 |                        |      |               |      | Reserved   |
| 0    | B_DUC_OVER_MIXER_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_MIXER overflow |

**Table 92. A\_DUC\_OVER\_FDELAY\_CLEAR @0x021B**

| Bit  | Field                   | Type | Default value | Core | Description   |
|------|-------------------------|------|---------------|------|---|
| 15:1 |                         |      |               |      | Reserved  |
| 0    | A_DUC_OVER_FDELAY_CLEAR | W    | N/A           | A    | A writing in this register causes the reset of A_DUC_OVER_FDELAY overflow |

**Table 93. B\_DUC\_OVER\_FDELAY\_CLEAR @0x031B**

| Bit  | Field                   | Type | Default value | Core | Description   |
|------|-------------------------|------|---------------|------|---|
| 15:1 |                         |      |               |      | Reserved  |
| 0    | B_DUC_OVER_FDELAY_CLEAR | W    | N/A           | B    | A writing in this register causes the reset of B_DUC_OVER_FDELAY overflow |

**Table 94. A\_IIR\_ROUNDING\_ENA @0x0220**

| Bit  | Field              | Type | Default value | Core | Description   |
|------|--------------------|------|---------------|------|---|
| 15:1 |                    |      |               |      | Reserved  |
| 0    | A_IIR_ROUNDING_ENA | RW   | 0             | A    | Enable IIR filter compensation of NCO accumulator quantization error<br>Default OFF, can be enabled if an issue is observed with phase accumulator quantization |

**Table 95. B\_IIR\_ROUNDING\_ENA @0x0320**

| Bit  | Field              | Type | Default value | Core | Description   |
|------|--------------------|------|---------------|------|---|
| 15:1 |                    |      |               |      | Reserved  |
| 0    | B_IIR_ROUNDING_ENA | RW   | 0             | B    | Enable IIR filter compensation of NCO accumulator quantization error<br>Default OFF, can be enabled if an issue is observed with phase accumulator quantization |

**Table 96. A\_CHIRP\_MIN\_FREQ\_LSB @0x0230**

| Bit  | Field                | Type | Default value | Core | Description  |
|------|----------------------|------|---------------|------|--|
| 15:0 | A_CHIRP_MIN_FREQ_LSB | RW   | 0             | A    | Starting frequency bit[15:0] for CHIRP mode<br>See NOTE below for more information |

**Table 97. A\_CHIRP\_MIN\_FREQ\_MSB @0x0231**

| Bit  | Field                | Type | Default value | Core | Description   |
|------|----------------------|------|---------------|------|---|
| 15:0 | A_CHIRP_MIN_FREQ_MSB | RW   | 0             | A    | Starting frequency bit[31:16] for CHIRP mode<br>See NOTE below for more information |

**Table 98. A\_CHIRP\_MAX\_FREQ\_LSB @0x0232**

| Bit  | Field                | Type | Default value | Core | Description  |
|------|----------------------|------|---------------|------|--|
| 15:0 | A_CHIRP_MAX_FREQ_LSB | RW   | 0             | A    | Stop frequency bit[15:0] for CHIRP mode<br>See NOTE below for more information |

**Table 99. A\_CHIRP\_MAX\_FREQ\_MSB @0x0233**

| Bit  | Field                | Type | Default value | Core | Description   |
|------|----------------------|------|---------------|------|---|
| 15:0 | A_CHIRP_MAX_FREQ_MSB | RW   | 0             | A    | Stop frequency bit[31:16] for CHIRP mode<br>See NOTE below for more information |

Note for MIN and MAX frequency:

Programming example with a 12 GSps sampling rate, the frequency size is 32 bit.

FFFF FFFF = 12.000 GHz  
 0FFF FFFF = 12000/16 = 750.000 MHz  
 00FF FFFF = 12000/256 = 46.875 MHz  
 000F FFFF = 12000/4096 = 2.929 MHz  
 0001 FFFF = 366.210 KHz  
 0000 FFFF = 183.105 KHz  
 0000 0FFF = 11.444 KHz  
 0000 00FF = 715 Hz  
 0000 000F = 45 Hz

**Table 100. A\_CHIRP\_STEP\_FREQ\_LSB @0x0234**

| Bit  | Field                 | Type | Default value | Core | Description  |
|------|-----------------------|------|---------------|------|--|
| 15:0 | A_CHIRP_STEP_FREQ_LSB | RW   | 0             | A    | Frequency bit[15:0] step for CHIRP mode<br>See NOTE below for more information |

**Table 101. A\_CHIRP\_STEP\_FREQ\_MSB @0x0235**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:0 | A_CHIRP_STEP_FREQ_MSB | RW   | 0             | A    | Frequency bit[31:16] step for CHIRP mode<br>See NOTE below for more information |

Note:

For a 12GSps sampling rate, the sweep rate is settable from 2.095 GHz/s to  $4.5 \times 10^9$  GHz/s in steps of 2.095 GHz/s.

The highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles (with clock cycle =  $1/F_s$ ).

Programming example for frequency step (the frequency step size is 32 bit):

0008 0000  $\geq 10^6$  GHz/s = 1.098 MHz/ns = 1.464 MHz/sample = 65.445 MHz/"16 samples"  
 0000 FFFF = 137 295 GHz/s = 137 295 Hz/ns = 183 039 Hz/sample = 2.928 MHz/"16 samples"  
 0000 000F = 33.520 GHz/s = 33.520 Hz/ns = 44.690 Hz/sample = 715.090 Hz/"16 samples"  
 0000 0001 = 2.095 GHz/s = 2.095 Hz/ns = 2.793 Hz/sample = 44.693 Hz/"16 samples"

**Table 102. A\_CHIRP\_REPEAT @0x0237**

| Bit  | Field          | Type | Default value | Core | Description  |
|------|----------------|------|---------------|------|--|
| 15:1 |                |      |               |      | Reserved   |
| 0    | A_CHIRP_REPEAT | RW   | 1             | A    | 1: Automatic repeat another CHIRP after reaching the MAX frequency<br>0: DC level after reaching the MAX frequency |

**Table 103. A\_CHIRP\_RESET\_TO\_ZERO @0x0238**

| Bit  | Field                 | Type | Default value | Core | Description  |
|------|-----------------------|------|---------------|------|--|
| 15:1 |                       |      |               |      | Reserved   |
| 0    | A_CHIRP_RESET_TO_ZERO | RW   | 1             | A    | 1: set DC level to zero between successive chirps<br>0: set DC level between successive chirps |

**Table 104. B\_CHIRP\_MIN\_FREQ\_LSB @0x0330**

| Bit  | Field                | Type | Default value | Core | Description   |
|------|----------------------|------|---------------|------|---|
| 15:0 | B_CHIRP_MIN_FREQ_LSB | RW   | 0             | B    | Starting frequency bit[15:0] for chirp<br>See NOTE below for more information |

**Table 105. B\_CHIRP\_MIN\_FREQ\_MSB @0x0331**

| Bit  | Field                | Type | Default value | Core | Description  |
|------|----------------------|------|---------------|------|--|
| 15:0 | B_CHIRP_MIN_FREQ_MSB | RW   | 0             | B    | Starting frequency bit[31:16] for chirp<br>See NOTE below for more information |

**Table 106. B\_CHIRP\_MAX\_FREQ\_LSB @0x0332**

| Bit  | Field                | Type | Default value | Core | Description   |
|------|----------------------|------|---------------|------|---|
| 15:0 | B_CHIRP_MAX_FREQ_LSB | RW   | 0             | B    | Stop frequency bit[15:0] for chirp<br>See NOTE below for more information |

**Table 107. B\_CHIRP\_MAX\_FREQ\_MSB @0x0333**

| Bit  | Field                | Type | Default value | Core | Description  |
|------|----------------------|------|---------------|------|--|
| 15:0 | B_CHIRP_MAX_FREQ_MSB | RW   | 0             | B    | Stop frequency bit[31:16] for chirp<br>See NOTE below for more information |

Note for MIN and MAX frequency:

Programming example with a 12 GSps sampling rate, the frequency size is 32 bit.

FFFF FFFF = 12.000 GHz  
 0FFF FFFF = 12000/16 = 750.000 MHz  
 00FF FFFF = 12000/256 = 46.875 MHz  
 000F FFFF = 12000/4096 = 2.929 MHz  
 0001 FFFF = 366.210 KHz  
 0000 FFFF = 183.105 KHz  
 0000 0FFF = 11.444 KHz  
 0000 00FF = 715 Hz  
 0000 000F = 45 Hz

**Table 108. B\_CHIRP\_STEP\_FREQ\_LSB @0x0334**

| Bit  | Field                 | Type | Default value | Core | Description  |
|------|-----------------------|------|---------------|------|--|
| 15:0 | B_CHIRP_STEP_FREQ_LSB | RW   | 0             | B    | Frequency bit[15:0] step (rate) for chirp<br>See NOTE below for more information |

**Table 109. B\_CHIRP\_STEP\_FREQ\_MSB @0x0335**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:0 | B_CHIRP_STEP_FREQ_MSB | RW   | 0             | B    | Frequency bit[31:16] step (rate) for chirp<br>See NOTE below for more information |

Note:

For a 12GSps sampling rate, the sweep rate is settable from 2.095 GHz/s to  $4.5 \times 10^9$  GHz/s in steps of 2.095 GHz/s. The highest sweep rates are not usable since they go through the whole Nyquist band in 16 clock cycles (with clock cycle =  $1/F_s$ ).

Programming example for frequency step (the frequency step size is 32 bit):

0008 0000  $\geq 10^6$  GHz/s = 1.098 MHz/ns = 1.464 MHz/sample = 65.445 MHz/"16 samples"  
 0000 FFFF = 137 295 GHz/s = 137 295 Hz/ns = 183 039 Hz/sample = 2.928 MHz/"16 samples"  
 0000 000F = 33.520 GHz/s = 33.520 Hz/ns = 44.690 Hz/sample = 715.090 Hz/"16 samples"  
 0000 0001 = 2.095 GHz/s = 2.095 Hz/ns = 2.793 Hz/sample = 44.693 Hz/"16 samples"

**Table 110. B\_CHIRP\_REPEAT @0x0337**

| Bit  | Field          | Type | Default value | Core | Description  |
|------|----------------|------|---------------|------|--|
| 15:1 |                |      |               |      | Reserved   |
| 0    | B_CHIRP_REPEAT | RW   | 1             | B    | Enable automatic repeat of chirp after reaching stop frequency |

**Table 111. B\_CHIRP\_RESET\_TO\_ZERO @0x0338**

| Bit  | Field                 | Type | Default value | Core | Description                                    |
|------|-----------------------|------|---------------|------|--|
| 15:1 |                       |      |               |      | Reserved                                       |
| 0    | B_CHIRP_RESET_TO_ZERO | RW   | 1             | B    | Set DC level to zero between successive chirps |

**Table 112. A\_NCO\_LSB @0x0241**

| Bit  | Field     | Type | Default value | Core | Description                       |
|------|-----------|------|---------------|------|-----------------------------------|
| 15:0 | A_NCO_LSB | RW   | 0             | A    | Frequency bit[15:0] for mixer/DDS |

**Table 113. A\_NCO\_MSB @0x0242**

| Bit  | Field     | Type | Default value | Core | Description                        |
|------|-----------|------|---------------|------|------------------------------------|
| 15:0 | A_NCO_MSB | RW   | 0             | A    | Frequency bit[31:16] for mixer/DDS |

**Table 114. B\_NCO\_LSB @0x0341**

| Bit  | Field     | Type | Default value | Core | Description                       |
|------|-----------|------|---------------|------|-----------------------------------|
| 15:0 | B_NCO_LSB | RW   | 0             | B    | Frequency bit[15:0] for mixer/DDS |

**Table 115. B\_NCO\_MSB @0x0342**

| Bit  | Field     | Type | Default value | Core | Description                        |
|------|-----------|------|---------------|------|------------------------------------|
| 15:0 | B_NCO_MSB | RW   | 0             | B    | Frequency bit[31:16] for mixer/DDS |

**Table 116. A\_FH\_CLEAR\_PHASE @0x0243**

| Bit  | Field            | Type | Default value | Core | Description   |
|------|------------------|------|---------------|------|---|
| 15:1 |                  |      |               |      | Reserved  |
| 0    | A_FH_CLEAR_PHASE | RW   | 1             | A    | 1: mixer phase is reset when hopping. (default)<br>0: mixer keeps the current phase when hopping. |



**Table 117. A\_FH\_ROT\_MIXER @0x0244**

| Bit  | Field          | Type | Default value | Core | Description                             |
|------|----------------|------|---------------|------|---|
| 15:3 |                |      |               |      | Reserved                                |
| 2:0  | A_FH_ROT_MIXER | RW   | 0             | A    | Shift of one of the complex mixer phase |

**Table 118. A\_PHASE\_OFFSET\_LSB @0x0245**

| Bit  | Field              | Type | Default value | Core | Description   |
|------|--------------------|------|---------------|------|---|
| 15:0 | A_PHASE_OFFSET_LSB | RW   | 0             | A    | Optional constant phase offset bit[15:0] to add to mixer. |

**Table 119. A\_PHASE\_OFFSET\_MSB @0x0246**

| Bit  | Field              | Type | Default value | Core | Description  |
|------|--------------------|------|---------------|------|--|
| 15:0 | A_PHASE_OFFSET_MSB | RW   | 0             | A    | Optional constant phase offset bit[31:16] to add to mixer. |

**Table 120. B\_FH\_CLEAR\_PHASE @0x0343**

| Bit  | Field            | Type | Default value | Core | Description   |
|------|------------------|------|---------------|------|---|
| 15:1 |                  |      |               |      | Reserved  |
| 0    | B_FH_CLEAR_PHASE | RW   | 1             | B    | 1: mixer phase is reset when hopping. (default)<br>0: mixer keeps the current phase when hopping. |

**Table 121. B\_FH\_ROT\_MIXER @0x0344**

| Bit  | Field          | Type | Default value | Core | Description                             |
|------|----------------|------|---------------|------|---|
| 15:3 |                |      |               |      | Reserved                                |
| 2:0  | B_FH_ROT_MIXER | RW   | 0             | B    | Shift of one of the complex mixer phase |

**Table 122. B\_PHASE\_OFFSET\_LSB @0x0345**

| Bit  | Field              | Type | Default value | Core | Description   |
|------|--------------------|------|---------------|------|---|
| 15:0 | B_PHASE_OFFSET_LSB | RW   | 0             | B    | Optional constant phase offset bit[15:0] to add to mixer. |

**Table 123. B\_PHASE\_OFFSET\_MSB @0x0346**

| Bit  | Field              | Type | Default value | Core | Description  |
|------|--------------------|------|---------------|------|--|
| 15:0 | B_PHASE_OFFSET_MSB | RW   | 0             | B    | Optional constant phase offset bit[31:16] to add to mixer. |

**Table 124. A\_DDS\_AMPLITUDE @0x0250**

| Bit   | Field           | Type | Default value | Core | Description       |
|-------|-----------------|------|---------------|------|-------------------|
| 15:14 |                 |      |               |      | Reserved          |
| 13:0  | A_DDS_AMPLITUDE | RW   | 0             | A    | Amplitude for DDS |

**Table 125. B\_DDS\_AMPLITUDE @0x0350**

| Bit   | Field           | Type | Default value | Core | Description       |
|-------|-----------------|------|---------------|------|-------------------|
| 15:14 |                 |      |               |      | Reserved          |
| 13:0  | B_DDS_AMPLITUDE | RW   | 0             | B    | Amplitude for DDS |

**Table 126. A\_BH\_CLEAR\_PHASE @0x0260**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | A_BEAMHOP_CLEAR_PHASE | RW   | 1             | A    | 1: phase is cleared when we switch to the next zone<br>0: phase is not cleared when we switch to next zone<br>Next zone = new gain, new delay |

**Table 127. A\_BH\_GAIN\_ZONE1 @0x0261**

| Bit   | Field           | Type | Default value | Core | Description                     |
|-------|-----------------|------|---------------|------|---------------------------------|
| 15:10 |                 |      |               |      | Reserved                        |
| 9:0   | A_BH_GAIN_ZONE1 | RW   | 0             | A    | Gain for beamforming first zone |

**Table 128. A\_BH\_DELAY\_COARSE\_ZONE1 @0x0262**

| Bit  | Field                   | Type | Default value | Core | Description                             |
|------|-------------------------|------|---------------|------|---|
| 15:4 |                         |      |               |      | Reserved                                |
| 3:0  | A_BH_DELAY_COARSE_ZONE1 | RW   | 0x 8          | A    | Coarse delay for beamforming first zone |

**Table 129. A\_BH\_DELAY\_FINE\_ZONE1 @0x0263**

| Bit  | Field                 | Type | Default value | Core | Description                           |
|------|-----------------------|------|---------------|------|---------------------------------------|
| 15:7 |                       |      |               |      | Reserved                              |
| 6:0  | A_BH_DELAY_FINE_ZONE1 | RW   | 0             | A    | Fine delay for beamforming first zone |

**Table 130. A\_BH\_GAIN\_ZONE2 @0x0264**

| Bit   | Field           | Type | Default value | Core | Description                      |
|-------|-----------------|------|---------------|------|----------------------------------|
| 15:10 |                 |      |               |      | Reserved                         |
| 9:0   | A_BH_GAIN_ZONE2 | RW   | 0             | A    | Gain for beamforming second zone |

**Table 131. A\_BH\_DELAY\_COARSE\_ZONE2 @0x0265**

| Bit  | Field                   | Type | Default value | Core | Description                              |
|------|-------------------------|------|---------------|------|--|
| 15:4 |                         |      |               |      | Reserved                                 |
| 3:0  | A_BH_DELAY_COARSE_ZONE2 | RW   | 0x 8          | A    | Coarse delay for beamforming second zone |

**Table 132. A\_BH\_DELAY\_FINE\_ZONE2 @0x0266**

| Bit  | Field                 | Type | Default value | Core | Description                            |
|------|-----------------------|------|---------------|------|--|
| 15:7 |                       |      |               |      | Reserved                               |
| 6:0  | A_BH_DELAY_FINE_ZONE2 | RW   | 0             | A    | Fine delay for beamforming second zone |

**Table 133. A\_BH\_GAIN\_ZONE3 @0x0267**

| Bit   | Field           | Type | Default value | Core | Description                     |
|-------|-----------------|------|---------------|------|---------------------------------|
| 15:10 |                 |      |               |      | Reserved                        |
| 9:0   | A_BH_GAIN_ZONE3 | RW   | 0             | A    | Gain for beamforming third zone |

**Table 134. A\_BH\_DELAY\_COARSE\_ZONE3 @0x0268**

| Bit  | Field                   | Type | Default value | Core | Description                             |
|------|-------------------------|------|---------------|------|---|
| 15:4 |                         |      |               |      | Reserved                                |
| 3:0  | A_BH_DELAY_COARSE_ZONE3 | RW   | 0x 8          | A    | Coarse delay for beamforming third zone |

**Table 135. A\_BH\_DELAY\_FINE\_ZONE3 @0x0269**

| Bit  | Field                 | Type | Default value | Core | Description                           |
|------|-----------------------|------|---------------|------|---------------------------------------|
| 15:7 |                       |      |               |      | Reserved                              |
| 6:0  | A_BH_DELAY_FINE_ZONE3 | RW   | 0             | A    | Fine delay for beamforming third zone |

**Table 136. A\_BH\_GAIN\_ZONE4 @0x026A**

| Bit   | Field           | Type | Default value | Core | Description                      |
|-------|-----------------|------|---------------|------|----------------------------------|
| 15:10 |                 |      |               |      | Reserved                         |
| 9:0   | A_BH_GAIN_ZONE4 | RW   | 0             | A    | Gain for beamforming fourth zone |

**Table 137. A\_BH\_DELAY\_COARSE\_ZONE4 @0x026B**

| Bit  | Field                   | Type | Default value | Core | Description                              |
|------|-------------------------|------|---------------|------|--|
| 15:4 |                         |      |               |      | Reserved                                 |
| 3:0  | A_BH_DELAY_COARSE_ZONE4 | RW   | 0x 8          | A    | Coarse delay for beamforming fourth zone |

**Table 138. A\_BH\_DELAY\_FINE\_ZONE4 @0x026C**

| Bit  | Field                 | Type | Default value | Core | Description                            |
|------|-----------------------|------|---------------|------|--|
| 15:7 |                       |      |               |      | Reserved                               |
| 6:0  | A_BH_DELAY_FINE_ZONE4 | RW   | 0             | A    | Fine delay for beamforming fourth zone |

**Table 139. B\_BH\_CLEAR\_PHASE @0x0360**

| Bit  | Field                 | Type | Default value | Core | Description   |
|------|-----------------------|------|---------------|------|---|
| 15:1 |                       |      |               |      | Reserved  |
| 0    | B_BEAMHOP_CLEAR_PHASE | RW   | 0             | B    | 1: phase is cleared when switching to the next zone<br>0: phase is not cleared when switching to next zone<br>Next zone = new gain, new delay |

**Table 140. B\_BH\_GAIN\_ZONE1 @0x0361**

| Bit   | Field           | Type | Default value | Core | Description                     |
|-------|-----------------|------|---------------|------|---------------------------------|
| 15:10 |                 |      |               |      | Reserved                        |
| 9:0   | B_BH_GAIN_ZONE1 | RW   | 0             | B    | Gain for beamforming first zone |

**Table 141. B\_BH\_DELAY\_COARSE\_ZONE1 @0x0362**

| Bit  | Field                   | Type | Default value | Core | Description                             |
|------|-------------------------|------|---------------|------|---|
| 15:4 |                         |      |               |      | Reserved                                |
| 3:0  | B_BH_DELAY_COARSE_ZONE1 | RW   | 0x 8          | B    | Coarse delay for beamforming first zone |

**Table 142. B\_BH\_DELAY\_FINE\_ZONE1 @0x0363**

| Bit  | Field                 | Type | Default value | Core | Description                           |
|------|-----------------------|------|---------------|------|---------------------------------------|
| 15:7 |                       |      |               |      | Reserved                              |
| 6:0  | B_BH_DELAY_FINE_ZONE1 | RW   | 0             | B    | Fine delay for beamforming first zone |

**Table 143. B\_BH\_GAIN\_ZONE2 @0x0364**

| Bit   | Field           | Type | Default value | Core | Description                      |
|-------|-----------------|------|---------------|------|----------------------------------|
| 15:10 |                 |      |               |      | Reserved                         |
| 9:0   | B_BH_GAIN_ZONE2 | RW   | 0             | B    | gain for beamforming second zone |

**Table 144. B\_BH\_DELAY\_COARSE\_ZONE2 @0x0365**

| Bit  | Field                   | Type | Default value | Core | Description                              |
|------|-------------------------|------|---------------|------|--|
| 15:4 |                         |      |               |      | Reserved                                 |
| 3:0  | B_BH_DELAY_COARSE_ZONE2 | RW   | 0x 8          | B    | Coarse delay for beamforming second zone |

**Table 145. B\_BH\_DELAY\_FINE\_ZONE2 @0x0366**

| Bit  | Field                 | Type | Default value | Core | Description                            |
|------|-----------------------|------|---------------|------|--|
| 15:7 |                       |      |               |      | Reserved                               |
| 6:0  | B_BH_DELAY_FINE_ZONE2 | RW   | 0             | B    | Fine delay for beamforming second zone |

**Table 146. B\_BH\_GAIN\_ZONE3 @0x0367**

| Bit   | Field           | Type | Default value | Core | Description                     |
|-------|-----------------|------|---------------|------|---------------------------------|
| 15:10 |                 |      |               |      | Reserved                        |
| 9:0   | B_BH_GAIN_ZONE3 | RW   | 0             | B    | Gain for beamforming third zone |

**Table 147. B\_BH\_DELAY\_COARSE\_ZONE3 @0x0368**

| Bit  | Field                   | Type | Default value | Core | Description                             |
|------|-------------------------|------|---------------|------|---|
| 15:4 |                         |      |               |      | Reserved                                |
| 3:0  | B_BH_DELAY_COARSE_ZONE3 | RW   | 0x 8          | B    | Coarse delay for beamforming third zone |

**Table 148. B\_BH\_DELAY\_FINE\_ZONE3 @0x0369**

| Bit  | Field                 | Type | Default value | Core | Description                           |
|------|-----------------------|------|---------------|------|---------------------------------------|
| 15:7 |                       |      |               |      | Reserved                              |
| 6:0  | B_BH_DELAY_FINE_ZONE3 | RW   | 0             | B    | Fine delay for beamforming third zone |

**Table 149. B\_BH\_GAIN\_ZONE4 @0x036A**

| Bit   | Field           | Type | Default value | Core | Description                      |
|-------|-----------------|------|---------------|------|----------------------------------|
| 15:10 |                 |      |               |      | Reserved                         |
| 9:0   | B_BH_GAIN_ZONE4 | RW   | 0             | B    | Gain for beamforming fourth zone |

**Table 150. B\_BH\_DELAY\_COARSE\_ZONE4 @0x036B**

| Bit  | Field                   | Type | Default value | Core | Description                              |
|------|-------------------------|------|---------------|------|--|
| 15:4 |                         |      |               |      | Reserved                                 |
| 3:0  | B_BH_DELAY_COARSE_ZONE4 | RW   | 0x 8          | B    | Coarse delay for beamforming fourth zone |

**Table 151. B\_BH\_DELAY\_FINE\_ZONE4 @0x036C**

| Bit  | Field                 | Type | Default value | Core | Description                            |
|------|-----------------------|------|---------------|------|--|
| 15:7 |                       |      |               |      | Reserved                               |
| 6:0  | B_BH_DELAY_FINE_ZONE4 | RW   | 0             | B    | Fine delay for beamforming fourth zone |

**Table 152. A\_HSSL\_POL @0x0280**

| Bit | Field      | Type | Default value | Core | Description                            |
|-----|------------|------|---------------|------|--|
| 15  | A_HSSL_POL | RW   | 0             | A    | Inversion of pin N&P of Serial Link 15 |
| 14  |            |      | 0             |      | Inversion of pin N&P of Serial Link 14 |
| 13  |            |      | 0             |      | Inversion of pin N&P of Serial Link 13 |
| 12  |            |      | 0             |      | Inversion of pin N&P of Serial Link 12 |
| 11  |            |      | 1             |      | Inversion of pin N&P of Serial Link 11 |
| 10  |            |      | 0             |      | Inversion of pin N&P of Serial Link 10 |
| 9   |            |      | 1             |      | Inversion of pin N&P of Serial Link 9  |
| 8   |            |      | 0             |      | Inversion of pin N&P of Serial Link 8  |
| 7   |            |      | 1             |      | Inversion of pin N&P of Serial Link 7  |
| 6   |            |      | 1             |      | Inversion of pin N&P of Serial Link 6  |
| 5   |            |      | 1             |      | Inversion of pin N&P of Serial Link 5  |
| 4   |            |      | 1             |      | Inversion of pin N&P of Serial Link 4  |
| 3   |            |      | 1             |      | Inversion of pin N&P of Serial Link 3  |
| 2   |            |      | 1             |      | Inversion of pin N&P of Serial Link 2  |
| 1   |            |      | 1             |      | Inversion of pin N&P of Serial Link 1  |
| 0   |            |      | 1             |      | Inversion of pin N&P of Serial Link 0  |

Table 153. B\_HSSL\_POL @0x0380

| Bit | Field      | Type | Default value | Core | Description                            |
|-----|------------|------|---------------|------|--|
| 15  | B_HSSL_POL | RW   | 0             | B    | Inversion of pin N&P of Serial Link 15 |
| 14  |            |      | 0             |      | Inversion of pin N&P of Serial Link 14 |
| 13  |            |      | 0             |      | Inversion of pin N&P of Serial Link 13 |
| 12  |            |      | 0             |      | Inversion of pin N&P of Serial Link 12 |
| 11  |            |      | 1             |      | Inversion of pin N&P of Serial Link 11 |
| 10  |            |      | 0             |      | Inversion of pin N&P of Serial Link 10 |
| 9   |            |      | 1             |      | Inversion of pin N&P of Serial Link 9  |
| 8   |            |      | 0             |      | Inversion of pin N&P of Serial Link 8  |
| 7   |            |      | 1             |      | Inversion of pin N&P of Serial Link 7  |
| 6   |            |      | 1             |      | Inversion of pin N&P of Serial Link 6  |
| 5   |            |      | 1             |      | Inversion of pin N&P of Serial Link 5  |
| 4   |            |      | 1             |      | Inversion of pin N&P of Serial Link 4  |
| 3   |            |      | 1             |      | Inversion of pin N&P of Serial Link 3  |
| 2   |            |      | 1             |      | Inversion of pin N&P of Serial Link 2  |
| 1   |            |      | 1             |      | Inversion of pin N&P of Serial Link 1  |
| 0   |            |      | 1             |      | Inversion of pin N&P of Serial Link 0  |

Table 154. PLUS10\_PERCENT\_DAC\_CORE @0x0400

| Bit  | Field                     | Type | Default value | Core | Description  |
|------|---------------------------|------|---------------|------|--|
| 15:2 |                           |      |               |      | Reserved   |
| 1    | B_PLUS10_PERCENT_DAC_CORE | RW   | 0             | B    | Enhance B output Gain by 10%<br>0 if BEAMFORMING/ASINC disable<br>1 if a gain amplification is needed when using BEAMFORMING / ASINC |
| 0    | A_PLUS10_PERCENT_DAC_CORE |      | 0             | A    | Enhance A output Gain by 10%   |

Table 155. SYNC\_FLAG @0x0500

| Bit  | Field     | Type | Default value | Core | Description   |
|------|-----------|------|---------------|------|---|
| 15:1 |           |      |               |      | Reserved  |
| 0    | SYNC_FLAG | R    | N/A           | AB   | 1: SYNC is in the forbidden area, SYNC edge and clock edge are too close<br>0: no timing violation with SYNC sample |

Table 156. SYNC\_FLAG\_RST @0x0501

| Bit  | Field         | Type | Default value | Core | Description                                   |
|------|---------------|------|---------------|------|---|
| 15:1 |               |      |               |      | Reserved                                      |
| 0    | SYNC_FLAG_RST | W    | N/A           | AB   | Writing in this register resets the SYNC_FLAG |

Table 157. SYNC\_CFG @0x0502

| Bit  | Field             | Type | Default value | Core | Description  |
|------|-------------------|------|---------------|------|--|
| 15:8 |                   |      |               |      | Reserved   |
| 7:6  | COARSE_SYNC_SHIFT | RW   | 0             | AB   | External clock cycles added to SYNC:<br>11: 96 external clock cycles added<br>10: 64 external clock cycles added<br>01: 32 external clock cycles added<br>00: 0 external clock cycles added (default)  |
| 5    | MEDIUM_SYNC_SHIFT |      |               |      | External clock cycles added to SYNC:<br>1: 16 external clock cycles added<br>0: 0 external clock cycles added (default)  |
| 4    | LOW_SYNC_SHIFT    |      |               |      | External clock cycles added to SYNC:<br>1: 8 external clock cycles added<br>0: 0 external clock cycles added (default)   |
| 3:1  | FINE_SYNC_SHIFT   |      |               |      | External clock cycles added to SYNC:<br>111: 7 external clock cycles added<br>110: 6 external clock cycles added<br>101: 5 external clock cycles added<br>100: 4 external clock cycles added<br>011: 3 external clock cycles added<br>010: 2 external clock cycles added<br>001: 1 external clock cycles added<br>000: 0 external clock cycles added (default) |
| 0    | SYNC_EDGE_SEL     |      |               |      | SYNC sample edge selection :<br>1: SYNC sample with falling edge<br>0: SYNC sample with rising edge (default)  |

Note: The SYNC0 (SYNC output) is not affected by this register

Table 158. SHIFT\_BUFFER @0x0503

| Bit  | Field        | Type | Default value | Core | Description   |
|------|--------------|------|---------------|------|---|
| 15:6 |              |      |               |      | Reserved  |
| 5:3  | SHIFT_BUFFER | RW   | 0             | B    | For multi DAC synchronisation<br>100: data delay by 4*16 external clock cycles<br>011: data delay by 3*16 external clock cycles<br>010: data delay by 2*16 external clock cycles<br>001: data delay by 1*16 external clock cycles<br>000: no data delay (default) |
| 2:0  |              |      |               | A    | For multi DAC synchronisation<br>100: data delay by 4*16 external clock cycles<br>011: data delay by 3*16 external clock cycles<br>010: data delay by 2*16 external clock cycles<br>001: data delay by 1*16 external clock cycles<br>000: no data delay           |

Table 159. BUFFER\_CFG @0x0504

| Bit  | Field      | Type | Default value | Core | Description  |
|------|------------|------|---------------|------|--|
| 15:1 |            |      |               |      | Reserved   |
| 0    | BUFFER_CFG | RW   | 0             | AB   | 0: manual delay, SHIFT_BUFFER is taken into account (default value)<br>1: Semi-automatic delay, SHIFT_BUFFER is automatically adjusted with the formula:<br>LATENCY_FIRST_DATA + SHIFT_BUFFER = MAX_LATENCY_FIRST_DATA |

Table 160. MAX\_LATENCY\_FIRST\_DATA @0x0505

| Bit  | Field                    | Type | Default value | Core | Description                   |
|------|--------------------------|------|---------------|------|-------------------------------|
| 15:8 | B_MAX_LATENCY_FIRST_DATA | RW   | 0x 43         | B    | For multi DAC synchronisation |
| 7:0  | A_MAX_LATENCY_FIRST_DATA |      | 0x 43         | A    | For multi DAC synchronisation |

Table 161. LATENCY\_FIRST\_DATA @0x0506

| Bit  | Field                | Type | Default value | Core | Description  |
|------|----------------------|------|---------------|------|--|
| 15:8 | B_LATENCY_FIRST_DATA | R    | N/A           | B    | Counter between SYNC and first data of ESIsstream protocol<br>The unit is period of external clock /16 |
| 7:0  | A_LATENCY_FIRST_DATA |      |               | A    | Counter between SYNC and first data of ESIsstream protocol<br>The unit is period of external clock /16 |

Table 162. SYNC\_BUFFER\_OVERFLOW @0x0507

| Bit  | Field                  | Type | Default value | Core | Description   |
|------|------------------------|------|---------------|------|---|
| 15:2 |                        |      |               |      | Reserved  |
| 1    | B_SYNC_BUFFER_OVERFLOW | R    | N/A           | B    | Data alignment for multi DAC synchronization in order to have a deterministic and fixed latency<br>1: data buffer OVERFLOW<br>0: data buffer OK |
| 0    | A_SYNC_BUFFER_OVERFLOW |      |               | A    | Data alignment for multi DAC synchronization in order to have a deterministic and fixed latency<br>1: data buffer OVERFLOW<br>0: data buffer OK |

Table 163. A\_ESISTREAM\_FLASH\_STATUS @0x0610

| Bit  | Field                    | Type | Default value | Core | Description   |
|------|--------------------------|------|---------------|------|---|
| 15:0 | A_ESISTREAM_FLASH_STATUS | R    | N/A           | A    | FLASH STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA<br>bit[15] = flash status for HSSL 15<br>bit[14] = flash status for HSSL 14<br>...<br>bit[1] = flash status for HSSL 1<br>bit[0] = flash status for HSSL 0<br>1: OK, flash pattern was found<br>0: FAILED, flash pattern was not found and a SYNC must be applied again |



Table 164. A\_ESISTREAM\_PRBS\_STATUS @0x0611

| Bit  | Field                   | Type | Default value | Core | Description  |
|------|-------------------------|------|---------------|------|--|
| 15:0 | A_ESISTREAM_PRBS_STATUS | R    | N/A           | A    | PRBS STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA<br>bit[15] = PRBS status for HSSL 15<br>bit[14] = PRBS status for HSSL 14<br>...<br>bit[1] = PRBS status for HSSL 1<br>bit[0] = PRBS status for HSSL 0<br>1: OK, 32 PRBS patterns were found and they are correct<br>0: FAILED, error was detected in the 32 PRBS patterns and a SYNC must be applied again |

Table 165. B\_ESISTREAM\_FLASH\_STATUS @0x0612

| Bit  | Field                    | Type | Default value | Core | Description   |
|------|--------------------------|------|---------------|------|---|
| 15:0 | B_ESISTREAM_FLASH_STATUS | R    | N/A           | B    | FLASH STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA<br>bit[15] = flash status for HSSL 15<br>bit[14] = flash status for HSSL 14<br>...<br>bit[1] = flash status for HSSL 1<br>bit[0] = flash status for HSSL 0<br>1: OK, flash pattern was found<br>0: FAILED, flash pattern was not found and a SYNC must be applied again |

Table 166. B\_ESISTREAM\_PRBS\_STATUS @0x0613

| Bit  | Field                   | Type | Default value | Core | Description   |
|------|-------------------------|------|---------------|------|---|
| 15:0 | B_ESISTREAM_PRBS_STATUS | R    | N/A           | B    | PRBS STATUS FOR SYNCHRONISATION BETWEEN ESISTREAM & FPGA<br>bit[15] = PRBS status for HSSL 15<br>bit[14] = PRBS status for HSSL 14<br>...<br>bit[1] = PRBS status for HSSL 1<br>bit[0] = PRBS status for HSSL 0<br>1: OK, 32 PRBS patterns were found and they are correct<br>0: FAILED, error was detected in the 32 PRBS pattern and a SYNC must be applied again |

Table 167. A\_DDS\_RAMP\_MODE @0x0617

| Bit  | Field           | Type | Default value | Core | Description                     |
|------|-----------------|------|---------------|------|---------------------------------|
| 15:1 |                 | RW   |               |      | Reserved                        |
| 0    | A_DDS_RAMP_MODE |      | 0             | A    | Replace sinus by a ramp pattern |

Table 168. B\_DDS\_RAMP\_MODE @0x061C

| Bit  | Field           | Type | Default value | Core | Description                     |
|------|-----------------|------|---------------|------|---------------------------------|
| 15:1 |                 | RW   |               |      | Reserved                        |
| 0    | B_DDS_RAMP_MODE |      | 0             | B    | Replace sinus by a ramp pattern |

### 13. APPLICATION INFORMATION

#### 13.1 Power supplies recommendations & power-up sequence

##### 13.1.1 Power-up sequence

A power-up sequence is mandatory to avoid any over-shoot currents.  $V_{CCA}$  has to be powered-up before  $V_{CCD}$ .

##### 13.1.2 Bypassing, decoupling and grounding

Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to 22 nF capacitors (value depending of DC/DC regulators).

It is recommended to place 33 decoupling capacitors of 47nF (0402 chip size) on the bottom side of the PCB as described in Figure 55 and Table 169 to Table 176.




Figure 55: Power Supplies decoupling scheme (view from TOP of board through translucent board)

Table 169. List of recommended neighboring pins for  $V_{CCA}$  decoupling

|  |
|--|
| <b>(<math>V_{CCA}</math>, AGND)</b>        |
| Pins (T8-R8) (T10-R10) (T13-R13) (T15-R15) |
| Pins (N11-N10) (N12-N13)                   |

Table 170. List of recommended neighboring pins for  $V_{CCD_3}$  decoupling

|                                       |
|---------------------------------------|
| <b>(<math>V_{CCD_3}</math>, AGND)</b> |
| Pins (R11-T11) (R12-T12)              |

Table 171. List of recommended neighboring pins for  $V_{CCD_1A}$  decoupling

**V<sub>CCD\_1A</sub>- DGND**

Pins (J7-J8) (K8-K7) (L8-L7) (M8-M7) (N8-N7)

**Table 172. List of recommended neighboring pins for V<sub>CCD\_1B</sub> decoupling****V<sub>CCD\_1B</sub>- DGND**

Pins (J16-J15) (K15-K16) (L15-L16) (M15-M16) (N15-N16)

**Table 173. List of recommended neighboring pins for V<sub>CCD\_2A</sub> decoupling****V<sub>CCD\_2A</sub>- DGND**

Pins (H10-H11) (J10-J11) (K10-K11) (L10-L11)

**Table 174. List of recommended neighboring pins for V<sub>CCD\_2B</sub> decoupling****V<sub>CCD\_2B</sub>- DGND**

Pins (H13-H12) (J13-J12) (K13-K12) (L13-L12)

**Table 175. List of recommended neighboring pins for V<sub>CCIO\_A</sub> decoupling****V<sub>CCIO\_A</sub>- GND<sub>IO\_A</sub>**

Pins (G6-F6) (J6-J5) (L6-L5) (P6-P5)

**Table 176. List of recommended neighboring pins for V<sub>CCIO\_B</sub> decoupling****V<sub>CCIO\_B</sub>- GND<sub>IO\_B</sub>**

Pins (G17-F17) (J17-J18) (L17-L18) (P17-P18)

13.2 Interfaces configurations

13.2.1 DAC analog output

The analog output should be used as a differential signal, as described in the figures below. If the application requires a single-ended analog output, then a balun is necessary to generate a single ended signal from the differential output of the DAC.




Figure 56: Analog output differential termination using a 1/sqrt(2) Balun

Note: 100nf AC coupling capacitors need to be High frequency broadband capacitors.

13.2.2 DAC clock input

The DAC input clock (sampling clock) should be provided as a differential signal as described in the following figures:




Figure 57: Clock input differential termination

Note: the buffer is internally pre-polarized to 2.7V (buffer between V<sub>CCA</sub> and AGND).




Figure 58: Clock input differential with balun

The AC coupling capacitor should be chosen as broadband capacitors with a value depending on the application.

13.2.3 DAC clock output (CLKout)




Figure 59: Clock output loading

If not used CLKout output buffer can be turned OFF and can remain open.

13.2.4 SSO and SYNCO




Figure 60: SSO and SYNCO output loading

If not used output buffer needs to be turned OFF.

13.2.5 Input Serial Lanes (HSSLs)




Figure 61: HSSL application scheme

Unused HSSLs must remain open (not connected).

## 14. ORDERING INFORMATION

**Table 177. Ordering information**

| Part Number   | Package                        | Temperature Range | Screening Level | Comments  |
|---------------|--------------------------------|-------------------|-----------------|---|
| EVP12DD700SH  | CBGA480<br>with SAC balls      | Ambient           | Prototype       | Initial prototype part. This early prototype variant may not include the digital features documented herein. Further Part Numbers will be released in future datasheet revisions. |
| EVP12DD700UH  | CBGA480<br>with Pb90Sn10 balls | Ambient           | Prototype       | Initial prototype part. Further Part Numbers will be released in future datasheet revisions.  |
| XDCHAIN480-SH | CBGA480<br>With SAC balls      | Ambient           | Prototype       | Refer to specification SP 31S 217230  |

## IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2v intellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at [www.teledyne-e2v.com/about-us/terms-and-conditions/](http://www.teledyne-e2v.com/about-us/terms-and-conditions/).

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France.

Telephone: +33 4 76 58 30 00

e-mail: [gre-hotline-bdc@teledyne.com](mailto:gre-hotline-bdc@teledyne.com)

Copyright © 2020, Teledyne e2v Semiconductors SAS