TMC2249 CMOS Digital Mixer

12 x 12 Bit, 30 MHz

Description

The TMC2249 is a high-speed digital arithmetic circuit consisting of two 12-bit multipliers, an adder and a cascadeable accumulator. All four multiplier inputs are accessible to the user, and each includes a user-programmable pipeline delay of up to 16 clocks in length. The 24-bit adder/subtractor is followed by an accumulator and 16-bit input port which allows the user to cascade multiple TMC2249s. A new 16-bit accumulated output is available every clock, up to the maximum rate of 30 MHz. All inputs and outputs are registered except the three-state output enable, and all are TTL compatible.

The TMC2249 utilizes a pipelined, bus-oriented structure offering significant flexibility. Input register clock enables and programmable input data pipeline delays on each port offer an adaptable input structure for high-speed digital systems. Following the multipliers, the user may perform addition or subtraction of either product, arithmetic rounding to 16-bits, and accumulation and summation of products with a cascading input. The output port allows access to all 24 bits of the internal accumulator by switching between overlapping least and most-significant 16-bit words, and a three-state output enable simplifies a connection to an external system bus.

All programmable features are utilized on a clock-byclock basis, with internal data and control pipeline registers provided to maintain synchronous operation between incoming data and all available functions within the device.

The TMC2249 has numerous applications in digital processing algorithms, from executing simple image mixing and switching, to performing complex arithmetic

functions and complex waveform synthesis. FIR filters, digital quadrature mixers and modulators, and vector arithmetic functions may also be implemented with this device.

Fabricated using a one-micron CMOS process, the TMC2249 operates at a guaranteed clock rate of 30 MHz over the standard commercial temperature and supply voltage ranges, and is available in a low-cost 120 pin plastic pin grid array.


Features

- 30 MHz input and computation rate
- Two 12-bit multipliers with spearate data and coefficient inputs
- Independent, user-selectable pipeline delays of 1 to 16 clocks on all inputs ports
- Separate 16-bit input port allows cascading or addition of a constant
- User-selectable rounded output
- Internal 1/2 LSB rounding og products
- Fully registered, pipelined architecture
- Low power consumption CMOS process
- Single +5V power supply
- Available in 120-pin plastic grid array

Applications

- Video switching
- Image mixing
- Digital signal modulation
- ♦ Complex frequency synthesis
- Digital filtering
- Complex arithmetic functions

Functional Block Diagram



TMC2249

Functional Description

General Information

The TMC2249 performs the summation of products described by the formula:

$$\begin{split} S(N+6) &= A(N-ADEL) \bullet B(N-BDEL) \bullet \{-1NEG1(N)\} \\ &+ C(N-CDEL) \bullet D(N-DDEL) \bullet \{-1NEG2(N)\} + CAS(N+3 \bullet FT) \end{split}$$

where ADEL through DDEL range from 1 to 16 pipe delays. All inputs and controls utilize pipeline delay registers to maintain synchronicity with the data input during that clock, except when the Cascade data input is routed directly to the accumulator by use of the Feedthrough control. One-half LSB rounding to 16 bits may be performed on the sum of products while summing with the cascade input data. The user may access either the upper or lower 16 bits of the 24-bit

accumulator by swapping overlapping registers. The output bus has an asynchronous high-impedance enable, to simplify interfacing to complex systems.

Signal Definitions

Power

V_{DD}, GND The TMC2249 operates from a single +5V supply. All power and ground pins must be connected.

Clock

CLK

The TMC2249 operates from a single master clock input. The rising edge of clock strobes all enabled registers. All timing specifications are referenced to the rising edge of clock.

A₁₁₋₀ — A through D are the four 12-bit registered data input ports. A₀-D₀ are the LSBs. See *Table 1*. Data presented to the input ports is clocked in to the top of the 16-stage delay pipeline on the next clock when enabled, "pushing" data down the register stack.

CAS₁₅₋₀

CAS is the 16-bit Cascade data input port. CAS₀ is the LSB. See *Table 1*.

Outputs

S₁₅₋₀ The current 16-bit result is available at the Sum output. The LSB is S₀. The output may be the most or least significant 16 bits of the current accumulator output, as determined by SWAP. S₀ is the LSB. See Table 1

Controls

ENA – END Input data presented to port i11-0 (i=A, B, C, or D) are latched into delay pipeline i, and data already in pipeline i advance by one register position, on each rising edge of CLK for which ENi is LOW. When ENi is HIGH, the data in pipeline i do not move and the value at the input port i will be lost before it reaches the multiplier.

ADEL₃₋₀ – DDEL₃₋₀ ADEL through DDEL are the four-bit registered input data pipe delay select word inputs. Data to be presented to the multipliers is selected from one of sixteen stages in the input data delay pipe registers, as indicated by the delay select word presented to the respective input port during that clock. The minimum delay is one clock (select word=0000), and the maximum delay is 16 clocks (select word=1111). Following powerup these values are indeterminate and must be initialized by the user.

NEG1, NEG2 The products of the multipliers are negated, causing a subtraction to be performed during the internal summation of products, when the Negate controls are HIGH. NEG1 negates the product A x B, while NEG2 acts on the output of the multiplier which generates the product C x D. These controls

indicate the operation to be performed on data input during the current clock, when the length controls ADEL – DDEL are set to zero.

RND

When the rounding control is HIGH, the sum of products resulting from data input during that clock is rounded to 16 bits. Rounding is performed only during the first cycle of each accumulation sequence, to avoid the accumulation of roundoff errors.

FT

When the Feedthrough control is HIGH, the pipeline delay through the cascade data path is minimized to simplify the cascading of multiple devices. When FT is LOW and ADEL through DDEL are all set to 0, the data inputs are aligned, such that S(n+6) = CAS(n) + A(n)B(n) + C(n)D(n). See *Table 2*.

CASEN

Data presented at the cascade data input port are latched and accumulated internally when the input enable <u>CASEN</u> during that clock is LOW. When <u>CASEN</u> is HIGH, the cascade input port is ignored.

ACC

When the registered Accumulator control is LOW, no internal accumulation will be performed on the data input during the current clock, effectively clearing the prior accumulated sum. When ACC is HIGH, the internal accumulator adds the emerging product to the sum of previous products.

SWAP

The user may access both the most and least-significant 16 bits of the 24-bit accumulator by utilizing \$\overline{SWAP}\$. Normal operation of the device, with \$\overline{SWAP}\$ = HIGH, outputs the most significant word. Setting \$\overline{SWAP}\$ = LOW puts a double-register structure into "toggle" mode, allowing the user to examine the LSW on alternate clocks. New output data will not be clocked into the output registers until \$\overline{SWAP}\$ returns HIGH.

ŌĒ

Data currently in the output registers is available at the output bus S_{15-0} when the asynchronous Output Enable is LOW. When $\overline{\text{OE}}$ is HIGH, the outputs are in the high-impedance state.

Table 1. Data Formats and Bit Weighting

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ВІТ
		1		-211	210	29	28	27	26	25	24	23	22	21	20	DATA INPUT (A ₁₁₋₀ – D ₁₁₋₀)
_223	222	2 ²¹	220	219	218	217	2 ¹⁶	215	214	213	212	211	2 ¹⁰	2 ⁹	28	CASCADE INPUT (CAS ₁₅₋₀)
	(a.e.2) MII2															

INPUT (CAS₁₅₋₀) SUM (S₁₅₋₀)

210 20 211 29 24 23 28 27 26 213 | 212 | 217 216 215 29 MSW 220 219 218

LSW

1. A minus sign indicates the sign bit.

Package Interconnections

Signal Type	Signal Name	Function	H5 Package Pins	L5 Package Pins
Power	V _{DD}	Supply Voltage	F3, H3, L7, C8	13, 21, 50, 112
1	GND	Ground	E3, G3, J3, L6, H11, C7	9, 17, 25, 46, 79, 116
Clock	CLK	System Clock	C3	2
nputs	A ₁₁₋₀	A Input	N8, M8, L8, N9, M9, N10, L9, M10, N11, N12, L10, M11	52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
	` В ₁₁₋₀	B Input	N7, M7, N6, M6, N5, M5, N4, L5, M4, N3, M3, L4	51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 39, 38
	C ₁₁₋₀	C Input	A9, B9, A10, C9, B10, A11, B11, C10, A12, B12, C11, A13	111, 110, 109, 108, 107, 106, 105, 104, 103, 102, 101, 100
	D ₁₁₋₀	D Input	B8, A8, B7, A7, A6, B6, C6, A5, B5, A4, C5, B4	113, 114, 115, 117, 118, 119, 120, 121, 122, 123, 124, 125
	ADEL ₃₋₀	A Delay	L11, M12, M13, K11	68, 69, 70, 71
	BDEL ₃₋₀	B Delay	M2, L3, N1, L2	36, 35, 31, 30
	CDEL _{3-D}	C Delay	D11, B13, C13, D12	95, 94, 93, 92
	DDEL ₃₋₀	D Delay	A2, C4, B3, A1	127, 128, 129, 130
	CAS ₁₅₋₀	Cascade Input	L13, K12, J11, K13, J12, J13, H12, H13, G12, G11, G13, F13, F12, F11, E13, E12	73, 74, 75, 76, 77, 78, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89
Dutputs	S ₁₅₋₀	Sum Output	C1, D2, D1, E2, E1, F2, F1, G2, G1, H1, H2, J1, J2, K1, K2, L1	7, 8, 10, 11, 12, 14, 15, 16, 18, 19, 20, 22, 23, 24, 26, 27
Controls	ENA – END	Input Enables	N13, N2, C12, A3	64, 37, 96, 126
	NEG1, NEG2	Negate	B1, D3	4, 5
	RND	Round	C2	6
	FT	Feedthrough	E11	91
	CASEN	Cascade Enable	D13	90
	ACC	Accumulate	B2	3
	SWAP	Swap Output Words	К3	29
	ŌĒ	Output Enable	M1	28
No Connect	NC	None	L12	1, 32, 33, 34, 65, 66, 67, 72, 98, 99, 100, 131, 132
		Index Pin	D4	

Figure 1. Timing Diagram





Figure 2. Equivalent Input Circuit Figure 3. Equivalent Output Circuit V_{DD} VDD n SUBSTRATE n SUBSTRATE CONTROL INPUT O OUTPUT D3 · D2 -- D2 pWELL p WELL p WELL 후 GND

Figure 4. Threshold Levels for Three-State Measurement



Absolute maximum ratings (beyond which the device may be damaged) 1

Supply V	Voltage	0.5 to +7.0\
Output	Applied voltage ²	ed voltage 2 — 0.5 to (V _{DD} +0.5)\\ ed voltage 2 — 0.5 to (V _{DD} +0.5)\\ ed current 3.4 — 6.0 to 6.0m/\\ edit current 3.4 — 6.0 to 6.0m/\\ edit current 3.4 — 6.0 to 1.0m/\\ edit
Tempera	Operating, case junction Lead, soldering (10 seconds)	175° 300°
Notes:	 Absolute maximum ratings are limiting values applied individually while all other parameters are within specified Functional operation under any of these conditions is NOT implied. 	d operating conditions.

- 2. Applied voltage must be current limited to specified range, and measured with respect to GND.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

Operating conditions

					Temperat	ure Rang	e		
				Standard					
Parame	eter	Test Conditions	Min	Nom	Max	Min	Nom	Max	Units
V _{DD}	Supply Voltage		4.75	5.0	5.25	4.5	5.0	5.5	٧
V _{IL}	Input Voltage, Logic LOW				0.8			0.8	٧
VIH	Input Voltage, Logic HIGH		2.0			2.0			V
	Output Current, Logic LOW				4.0			4.0	mA
_l он	Output Current, Logic HIGH				-2.0			- 2.0	mA
tCY	Cycle Time	V _{DD} =Min TMC2249	40						ns
		TMC2249-1	33	_					пѕ
t _{PWL}	Clock Pulse Width, LOW	V _{DD} = Min	15				**		ns
t _{PWH}	Clock Pulse Width, HIGH	V _{DD} = Min	10						ns
t _S	Input Setup Time		8						ns
t _H	Input Hold Time		4						ns
	Ambient Temperature, Still Air		0		70		! 		°C
T _A	Case Temperature					- 55		125	°C

1. Consult factory for extended temperature specifications. Note:

DC characteristics within specified operating conditions ¹

			T	ige			
			Star	dard	Exte		
Para	meter	Test Conditions	Min	Max	Min	Max	Units
l <u>oda</u>	Supply Current, Quiescent	V _{DD} = Max, V _{IN} = 0V		6			mA
^l DDU	Supply Current, Unloaded	V _{DD} = Max, OEN = 5V, f = 25MHz		100			mA
Ι _Ι L	Input Current, Logic LOW	V _{DD} =Max, V _{IN} =0V	-10		-10		μА
lН	Input Current, Logic HIGH	$V_{DD} = Max$, $V_{IN} = V_{DD}$		10		10	μA
v_{OL}	Output Voltage, Logic LOW	V _{DD} = Min, I _{OL} = Max		0.4		0.4	ν
VOH	Output Voltage, Logic HIGH	V _{DD} = Min, I _{OH} = Max	2.4		2.4		V
l _{OZL}	Hi-Z Output Leakage Current, Output LOW	V _{DD} = Max, V _{IN} = 0V	-40		- 40		μА
OZH	Hi-Z Output Leakage Current, Output HIGH	$V_{DD} = Max$, $V_{IN} = V_{DD}$		40		40	μA
108	Short-Circuit Output	V _{DD} = Max, Output HIGH, one pin to ground, one second duration max.		60		60	mA
CI	Input Capacitance	$T_{\Delta} = 25^{\circ}\text{C}, f = 1\text{MHz}$		10		10	
c ₀	Output Capacitance	T _A = 25°C, f = 1MHz		10		10	pF

1. Actual test conditions may vary from those shown, but operation is guaranteed as specified.

AC characteristics within specified operating conditions

			Star	dard	Extended		Ī
Parameter		Test Conditions	Min	Max	Min Max		Units
tD	Output Delay	V _{DD} =Min, C _{LOAD} =25pF					
		TMC2249	1	17			ns
		TMC2249-1		15			ns
tH0	Output Hold Time	V _{DD} =Max, C _{LOAD} =25pF	5				ns
tENA	Three-State Output Enable Delay 1	V _{DD} =Min, C _{LOAD} =25pF		15			ns
^t dis	Three-State Output Disable Delay 1	V _{DD} =Min, C _{LOAD} =25pF		20			ns

1. All transitions are measured at a 1.5V level except for $t_{\mbox{\footnotesize{DIS}}}$ and $t_{\mbox{\footnotesize{ENA}}}.$

Applications Discussion

Basic Operation

The TMC2249 is a flexible signal and image processing building block with numerous user-selectable functions which expand it's usefulness. *Table 2* clarifies the

operation of the device, demonstrating the various features available to the user and the timing delays incurred.

Table 2. TMC2249 Operation Sequence

CLK	ADEL	A ₁₁₋₀	BDEL	B ₁₁₋₀	CDEL	C ₁₁₋₀	DDEL	D ₁₁₋₀	NEG1	NEG2	CAS ₁₅₋₀	FT	ACC	RND	SWAP	S ₁₅₋₀
1 2 3 4 5 6 7 8 9	0 0 0 0 0 0 0 0	A ₁₁₋₀ A(1) A(2) A(3) A(4) A(5) A(6) A(7) A(8) A(9)	0 0 0 0 0 0 0	B(1) B(2) B(3) B(4) B(5) B(6) B(7) B(8) B(9)	0 0 0 0 0 0 0 0	C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9)	0 0 0 0 0 0	D ₁₁₋₀ D(1) D(2) D(3) D(4) D(5) D(6) D(7) D(8) D(9)	NEG1 L H L L L L L L L	NEG2	CAS ₁₅₋₀	FT LLLLLHL	L L L L L H L	L L L H H L	H H H H H H	
11																$(A(6) \cdot B(6) + C(6) \cdot D(6) + 2^{7})_{ms}$ $(A(7) \cdot B(7) + C(7) \cdot D(7) + S(11))_{ms}$
12																(S(12)) _{Is}
13 14														<u> </u>		(A(9) • B(8) + C(7) • D(6)) _{ms}

Where H=HIGH, L=LOW. "ms" indicates most significant output word (bits 23-8), "ls" indicates least significant word (bits 15-0). The appropriates enables for the indicated data are assumed, otherwise '-'

indicates that port not enabled. Note that the output data summation including A(8) – D(8) is lost, since the output on cycle 13 is swapped to the LSW of S(12) on cycle 8.

Digital Filtering

The input structure of the TMC2249 demonstrates great versatility when all four multiplier inputs and the programmable delay registers are utilized. *Tables 3* and 4 demonstrate how a direct-form symmetric FIR filter of up to 32 taps can be implemented. By utilizing the four input delay registers as pipelined storage banks, the user can store up to 32 coefficient-data word pairs, split into alternate "even" and "odd" halves. Two taps of the filter are calculated on each clock, and the user then increments/decrements the delay words (ADEL—DDEL). The sums of products are successively added to the global sum in the internal accumulator. Once all of the

products of the desired taps have been summed, the resultant is available at the output. The user then "pushes" a new time-data sample on to the appropriate even or odd data register "stack" and reiterates the summation. Note that the coefficient bank "pointers", the BDEL and DDEL delay words, are alternately incremented and decremented on successive filter passes to maintain alignment between the incoming data samples and their respective coefficients. The effective filter speed is calculated by dividing the clock rate by one-half the number of taps implemented.

Table 3. Using the TMC2249 to Perform FIR Filtering — Initial Data Loading

	Even Data	Odd Data	Coefficient	Storage	
Register Position (Hex)	Α	С	В	D	
0	x(31)	x(30)	h(0)	h(1)	
1	x(29)	x(28)	h(2)	h(3)	
2	x(27)	x(26)	h(4)	h(5)	
3	x(25)	x(24)	h(6)	h(7)	
4	x(23)	x(22)	h(8)	h(9)	
5	x(21)	x{20}	h(10)	h(1 1)	
6	x(19)	x(18)	h(12)	h(13)	
7	x(17)	x(16)	h(14)	h(15)	
8	x(15)	x(14)	h(15)	h(14)	
9 .	x(13)	x(12)	h(13)	h(12)	
Α	x(11)	x(10)	h(11)	h(10)	
В	x(9)	x(8)	h(9)	h(8)	
C	x(7)	x(6)	h(7)	h(6)	
D	x(5)	x(4)	h(5)	h(4)	
E	x(3)	x(2)	h(3)	h(2)	
F	x(1)	x(0)	h(1)	h(0)	


Table 4. FIR Filtering - Operation Sequence

Cycle	Push A	В	Push C	D	ADEL	CDEL	BDEL	DDEL	ACC	ENA	ENC	ENB	END	Convolution Sum	Resultant Output
1	-	_	_	-	0	0	0	0	Н	Н	Н	Н	Н	x(31) • h(0) + x(30) • h(1)	
2	_	-	-	-	1	1	1	1	н	Н	Н	Н	н	+ x(29) • h(2) + x(28) • h(3)	
3	-	l -	-	-	2	2	2	2	н	Н	H,	Н	н	+ x(27) • h(4) + x(26) • h(5)	
4	-	-	-	-	3	3	3	3	Н	н	н	н	Н	+ x(25) • h(6) + x(24) • h(7)	
5	_	-	-	-	4	4	4	4	Н	Н	Н	Н	Н	+ x(23) • h(8) + (22) • h(9)	
6	_	-	-	_	5	5	5	5	н	Н	Н	н	Н	+ x(21) • h(10) + x(20) • h(11)	
7	-	-	-	_	6	6	6	6	н	Н	Н	Н	Н	+ x(19) • h(12) + x(18) • (13)	
8	-	-	-	-	7	7	7	7	н	н	н	Н	Н	+ x(17) • h(14) + x(16) • h(15)	
9	-	-	-	-	8	8	8	8	н	н	н	Н	н	+ x(15) • h(15) + (14) • h(14)	
10	-	-	-	-	9	9	9	9	н	н	н	н	н	+x(13)+h(13)+x(12)+h(12)	
11	-		-	-	Α	Α	Α	Α	н	н	н	Н	н	+x(11)•h(11)+x(10)•h(10)	
12	-	- [-	-	В	В	В	В	н	н	н	Н	н	+ X(9) • h(9) + x(8) • h(8)	
13	-	-	-	-	С	С	С	С	н	н	н	н	н	$+ x(7) \cdot h(7) + x(6) \cdot h(6)$	
14	-	-	-	-	ם	D	D	D	Н	н	н	н	н	$+ x(5) \cdot h(5) + x(4) \cdot h(4)$	
15	-	-	-	-	E	E	E	E	н	Н	н	н	Н	$+ x(3) \cdot h(3) + x(2) \cdot h(2)$	
16	-	_	x(32)	-	F	F	F	F	Н	н	L	н	н	$+ x(1) \cdot h(1) + x(0) \cdot h(0)$	
17	-	-	-	-	0	0	F	F	н	н	н	H	Н	$x(31) \cdot h(1) + x(32) \cdot h(0)$	
18	-	-	-	-	1	1	E	E	н	н	н	н	н]	+ x(29) • h(3) + x(30) • h(2)	
19	-	-	- [-	2	2	D	Ð	н	н	н	н	н	+ x(27) • h(5) + x(28) • h(4)	
20	- [-	-	-[3	3	С	С	н	н	н	н	н	+x(25) • h(7) +x(26) • h(6)	31
21	-	-	-	-	4	4	В	В	н	н	н	н	нΙ	+ x(23) • h(9) + x(24) • h(8)	$S = \Sigma h(k)x(n-k)$
			ļ		ł		-			ł	l		İ	. , , , , , , , , , , , , , , , , , , ,	k=0
.					ĺ	ľ	ŀ	ŀ		İ	ĺ				
. [ľ			-								İ	- 1		

Digital Filtering (cont.)

Alternatively, non-symmetric FIR Filters can be implemented using the TMC2249 in a similar fashion. Here, a shift register is used to delay the incoming data fed to the A input by an amount equal to one-half the length of the filter (the length of the A delay register). As shown in *Figure 5*, the data is then sent to the C input, thus "stacking" the A and C delay registers to create a single N-tap FIR filter. The incremented delay words (ADEL—DDEL) for all four inputs are identical. Again, the filter throughput is equal to the clock speed divided by one-half the number of taps implemented.

Figure 5. Non-Symmetric 32-Tap FIR Filtering Using the TMC2249



Complex Arithmetic Functions

The TMC2249 can also be used to perform complex arithmetic functions. The basic function performed by the device, ignoring the delay controls,

$$SUM = (+A \cdot B) + (\pm C \cdot D),$$

can realize in two steps the familiar summation:

$$(P+jR)(S+jT) = (PS-RT) + j(PT+SR)$$
(1) (2)

by loading the TMC2249 as follows:

			TMC	2249	Inputs	_	
Step	A B C D NEG1		NEG1	NEG2	Resultant Output		
1	Р	s	R	Т	L	Н	(PS-RT)
2	Р	T	R	S	L	L	(PT+SR)


where H and I indicate a logic HIGH and LOW.

Thus we can perform a complex multiplication in two clock cycles. Notice that the user must switch the two components of the second input vector between the B and D inputs to obtain the second complex summation.

Calculating a Butterfly

Taking advantage of the complex multiply which we implemented above using the TMC2249, we can expand slightly to calculate a Radix-2 Butterfly, the core of the Fast Fourier Transform algorithm. To review, the Butterfly is calculated as shown in *Figure 6*.

Figure 6. Signal Flow Diagram of Radix-2 Butterfly



Where

$$X = A + B(W_N^r)$$

$$Y = A - B(W_N^r),$$

and W_N^r is the complex phase coefficient, or "twiddle factor" for the N-point transform, which is:

$$W_N^r = e^{-j(2\pi/N)}$$

$$= \cos(2\pi/N) + j(\sin(2\pi/N))$$

$$= \text{Re}(W) + j\text{Im}(W),$$

with Re and Im indicating the real and imaginary parts of the vector

Expanding the complex vectors A and B to calculate X and Y, we get:

 $X \ = \ [\text{Re(A)} + j | \text{Im(A)}] + (\text{Re(B)} | \text{Re(W)} - \text{Im(B)} | \text{Im(W)} + j | \text{Re(B)} | \text{Im(W)} + | \text{Im(B)} | \text{Re(W)})$

 $= (\operatorname{Re}(A) + \operatorname{Re}(B)\operatorname{Re}(W) - \operatorname{Im}(B)\operatorname{Im}(W)) + \operatorname{j(Im}(A) + \operatorname{Re}(B)\operatorname{Im}(W) + \operatorname{Im}(B)\operatorname{Re}(W))$

= Re(X) + jIm(X)

and.

Y = (Re(A) + jIm(A)) - (Re(B)Re(W) - Im(B)Im(W) + j(Re(B)Im(W) + Im(B)Re(W)) = (Re(A) - Re(B)Re(W) + Im(B)Im(W)) + j(Im(A) - Re(B)Im(W) - Im(B)Re(W))

= Re(Y) + jIm(Y)

Calculating a Butterfly (cont.)

The butterfly is then neatly implemented in four clocks, as follows:


			TM	C2249	Inputs	-			
Step	A	В	C D		CAS Input	NEG1	NEG2	Resultant Output	
1	Re(B)	Re(W)	Im(B)	Im(W)	Re(A)	L	Н	Re(X)	
2	Re(B)	Re(W)	Im(B)	Im(W)	Re(A)	Н	L	Re(Y)	
3	Re(B)	Im(W)	Im(B)	Re(W)	lm(A)	L	L	Im(X)	
4	Re(B)	Im(W)	im(B)	Re(W)	Im(A)	Н	Н	Im(Y)	

Notice again that the components of the second vector must be switched by the user on the second half of the computation, as well as the parts of the vector presented to the cascade input.

Quadrature Modulation

The TMC2249 can also be used to advantage as a digital-domain complex frequency synthesizer, as demonstrated in *Figure 7*. Here, orthogonal sinusoidal waveforms are generated digitally by sequentially addressing Sine and Cosine ROMS. These quadrature phase coefficients can then be multiplied with two input signals, such as digitized analog data. The TMC2249 then adds these products, which could be output directly to a high-speed digital-to-analog converter such as the TRW TDC1012 for direct waveform synthesis. This 12-bit, 20MHz DAC is ideally suited to waveform generation, featuring extremely low glitch energy for low spurious harmonics.

Figure 7. Direct Quadrature Waveform Synthesizer Using the TMC2249




Pin Assignments — 120 Pin Plastic Pin Grid Array, H5 Package


Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
C3	CLK	G3	GND	L3	BDEL ₂	L7	V _{DD}	L11	ADEL ₃	G11	CAS ₆	C11	C ₁	C 7	GND
B2	ACC	G1	S ₇	M2	BDEL ₃	N7	B ₁₁	M12	ADEL ₂	G13	CAS ₅	B12	c ₂	A7	D ₈
B1	NEG1	· H1	S ₆	N2	ENB	N8	A ₁₁	M13	ADEL ₁	F13	CAS ₄	A12	c ₃	A6	D ₇
D3	NEG2	H2	S ₅	L4	B ₀	M8	A ₁₀	K11	ADEL	F12	CAS ₃	C10	C ₄	B6	°D ₆
C2	RND	H3	v_{DD}	M3	B ₁	L8	A ₉	L12	NC .	F11	CAS ₂	B11	C ₅	C6	D ₅
C1	S ₁₅	J1	S ₄	N3	В2	N9	A ₈	L13	CAS ₁₅	E13	CAS ₁	A11	c ₆	A5	D ₄
D2	S ₁₄	J2	s ₃	M4	В3	M9	A ₇	K12	CAS ₁₄	E12	CASo	B10	C ₇	B5	₃
E3	GND	K1	s ₂	L5	В4	N10	A ₆	J11	CAS ₁₃	D13	CASEN	C9	C ₈	A4	D ₂
D1	S ₁₃	J3	GND	N4	В ₅	L9	A ₅	K13	CAS ₁₂	E11	FT	A10	C ₉	C5	D ₁
E2	S ₁₂	K2	S ₁	M5	B ₆	M10	A ₄	J12	CAS ₁₁	D12	CDELn	B9	C ₁₀	B4	0 ₀
E1	S ₁₁	L1	s_0	N5	B ₇	N11	A ₃	J13	CAS ₁₀	C13	CDEL ₁	A9	C ₁₁	А3	END
F3	V _{DD}	M1	ŌĒ	L6	GND	N12	A ₂	H11	GND	B13	CDEL ₂	C8	V _{DD}	A2	DDEL ₃
F2	S ₁₀	К3	SWAP	M6	В ₈	L10	Α1	H12	CAS ₉	D11	CDEL ₃	B8	D ₁₁	C4	DDEL ₂
F1	S ₉	L2	BDEL ₀	N6	В9	M11	A ₀	H13	CAS ₈	C12	ENC	A8	D ₁₀	B3	DDEL ₁
G2	S ₈	N1	BDEL ₁	M7	B ₁₀	N13	ENA	G12	CAS ₇	A13	c _o	B7	Dg	A1	DDEL ₀

Pin Assignments — 132 Leaded CERQUAD, L5 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	NC	23	S ₃	45	B ₇	67	NC	89	cas _o	111	C ₁₁
2	CLK	24	S ₂	46	GND	68	ADEL ₃	90	CASEN	112	v_{DD}
3	ACC	25	GND	47	B _B	69	ADEL ₂	91	FT	113	D ₁₁
4	NEG1	26	s ₁	48	В9	70	ADEL ₁	92	CDEL ₀	114	D ₁₀
5	NEG2	27		49	B ₁₀	71	ADEL _D	93	CDEL ₁	115	D_9
6	RND	28	s _o Oe	50	V _{DD}	72	NC	94	CDEL ₂	116	GND
7	S ₁₅	29	SWAP	51	B ₁₁	73	CAS ₁₅	95	CDEL3	117	D ₈
8	s ₁₄	30	BDEL ₀	52	A ₁₁	74	CAS ₁₄	96	ENC	118	D ₇
9	GND	31	BDEL ₁	53	A ₁₀	75	CAS ₁₃	97	c ₀	119	D ₆
10	S ₁₃	32	NC .	54	A ₉	76	CAS ₁₂	98	NC	120	D ₅
11	S ₁₂	33	NC	55	A ₈	77	CAS ₁₁	99	NC	121	D ₄
12	s ₁₁	34	NC	56	A ₇	78	CAS ₁₀	100	NC	122	D_3
13	V _{DD}	35	BDEL ₂	57	A ₆	79	GND	101	c ₁	123	D_2
14	S ₁₀	36	BDEL ₃	58	A ₅	80	CAS ₉	102	c ₂	124	D ₁
15	S ₉	37	ENB T	59	A4	81	CAS ₈	103	c_3	125	D_0
16	S ₈	38	B ₀	60	A ₃	82	CAS ₇	104	C ₄	126	ËND
17	GND	39	B ₁	61	A ₂	83	CAS ₆	105	C ₅	127	DDEL ₃
18	S ₇	40	B ₂	62	A ₁	84	CAS ₅	106	С ₆	128	DDEL ₂
19	s ₆	41	В3	63	A ₀	85	CAS ₄	107	C ₇	129	DDEL ₁
20	S ₅	42	B ₄	64	ĒNĀ	86	CAS ₃	108	C ₈	130	DDEL ₀
21	V _{DD}	43	B ₅	65	NC	87	CAS ₂	109	C ₉	131	NC
22	S ₄	44	В6	66	NC	88	CAS ₁	110	C ₁₀	132	NC



120 Pin Plastic Pin Grid Array - H5 Package



132 Leaded CERQUAD - L5 Package

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking	
TMC2249H5C	$STD-T_A = 0$ °C to 70 °C	Commercial	120 Pin Plastic Pin Grid Array	2249H5C	
TMC2249H5C1	$STD-T_A = 0$ °C to 70 °C	Commercial	120 Pin Plastic Pin Grid Array	2249H5C1	
TMC2249L5V	$EXT-T_{C} = -55^{\circ}C \text{ to } 125^{\circ}C$	MIL-STD-883	132 Leaded CERQUAD	2249L5V	
TMC2249L5V1	$EXT-T_{C} = -55^{\circ}C \text{ to } 125^{\circ}C$	MIL-STD-883	132 Leaded CERQUAD	2249L5V1	

40G06125 Rev D 8/93