

Dual Decade Counter

The TC74HC390A is a high speed CMOS DUAL DECADE COUNTER LATCH fabricated with silicon gate C²MOS technology.




It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five counter. The divide-by-two counter is incremented on the negative going transition of clock A (CKA). The divided-by-five counter is incremented on the negative going transition of clock B (CKB). The counter can be cascaded to form decade, bi-quinary, or various combinations up to a divide-by-100 counter. When the CLEAR input is set high, the Q outputs are set to low independent of the clock inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features


- High Speed: $f_{MAX} = 84\text{MHz(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} - 6\text{V}$
- Pin and Function Compatible with 74LS390



Pin Assignment



IEC Logic Symbol




Block Diagram


Truth Table

Inputs			Outputs			
CKA	CKB	CLR	QA	QB	QC	QD
X	X	H	L	L	L	L
2	X	L	Binary Count Up			
	2	L	Quinary Count Up			


X: Don't Care



Logic Diagram



(1) BCD Count Sequence*



(2) Bi-Quinary Count Sequence**

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5-7	V
DC Input Voltage	V_{IN}	-0.5 - V_{CC} + 0.5	V
DC Output Voltage	V_{OUT}	-0.5 - V_{CC} + 0.5	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 - 6	V
Input Voltage	V_{IN}	0 - V_{CC}	V
Output Voltage	V_{OUT}	0 - V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		Unit			
			V_{CC}	Min.	Typ.	Max.	Min.		Max.		
High-Level Input Voltage	V_{IH}	-	2.0	1.5	-	-	1.5	-	V		
			4.5	3.15	-	-	3.15	-			
			6.0	4.2	-	-	4.2	-			
Low-Level Input Voltage	V_{IL}	-	2.0	-	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35			
			6.0	-	-	1.8	-	1.8			
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V	
				4.5	4.4	4.5	-	4.4	-		
			$I_{OH} = -4\text{mA}$	2.0	-	-	0.1	-	0.1		V
				4.5	4.18	4.31	-	4.13	-		
			$I_{OH} = -5.2\text{mA}$	2.0	-	-	0.1	-	0.1		V
				4.5	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V	
				4.5	-	0.0	0.1	-	0.1		
			$I_{OL} = 4\text{mA}$	2.0	-	0.0	0.1	-	0.1		V
				4.5	-	0.17	0.26	-	0.33		
			$I_{OL} = 5.2\text{mA}$	2.0	-	0.18	0.26	-	0.33		V
				4.5	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0	μA		

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V _{CC}	Typ.	Limit	Limit		
Minimum Pulse Width (CLOCK)	$t_{W(H)}$ $t_{W(L)}$	-	2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Pulse Time (CLR)	$t_{W(H)}$	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Removal Time	t_{rem}	-	2.0	-	25	30		
			4.5	-	5	6		
			6.0	-	5	5		
Clock Frequency (CKA)	f	-	2.0	-	6	5		
			4.5	-	32	26		
			6.0	-	38	31		
Clock Frequency (CKB)	f	-	2.0	-	6	5		
			4.5	-	31	25		
			6.0	-	36	29		

AC Electrical Characteristics (C_L = 15pF, V_{CC} = 5V, Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{TFL}	-	-	4	8	ns
Propagation Delay Time (CKA-QA)	t_{PLH} t_{PHL}	-	-	10	20	
Propagation Delay Time (CKA-QC)	t_{PLH} t_{PHL}	QA connected to CKB	-	29	51	
Propagation Delay Time (CKB-QB, QD)	t_{PLH} t_{PHL}	-	-	12	22	
Propagation Delay Time (CKB-QC)	t_{PLH} t_{PHL}	-	-	17	32	
Propagation Delay Time (CLR-Qn)	t_{PLH} t_{PHL}	-	-	12	26	
Maximum Clock Frequency (CKA)	f_{MAX}	-	35	84	-	MHz
Maximum Clock Frequency (CKB)	f_{MAX}	-	33	65	-	

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	V _{CC}	Ta = 25°C			Ta = -40~85°C		Unit
				Min.	Typ.	Max.	Min.	Max.	
Output Transition Time	t_{TLH} t_{THL}	-	2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CKA-QA)	t_{PLH} t_{PHL}	-	2.0	-	39	120	-	150	
			4.5	-	13	24	-	30	
			6.0	-	11	20	-	26	
Propagation Delay Time (CKA-QC)	t_{PLH} t_{PHL}	QA connected to CKB	2.0	-	102	290	-	365	
			4.5	-	34	58	-	73	
			6.0	-	29	49	-	62	
Propagation Delay Time (CKB-QB, QD)	t_{PLH} t_{PHL}	-	2.0	-	45	130	-	165	
			4.5	-	15	26	-	33	
			6.0	-	13	22	-	28	
Propagation Delay Time (CKB-QC)	t_{PLH} t_{PHL}	-	2.0	-	63	185	-	165	
			4.5	-	21	37	-	33	
			6.0	-	18	31	-	28	
Propagation Delay Time (CLR-Qn)	t_{PLH} t_{PHL}	-	2.0	-	45	150	-	190	
			4.5	-	15	30	-	38	
			6.0	-	13	26	-	33	
Maximum Clock Frequency (CKA)	f_{MAX}	-	2.0	6	20	-	5	-	MHz
			4.5	32	77	-	26	-	
			6.0	38	90	-	31	-	
Maximum Clock Frequency (CKB)	f_{MAX}	-	2.0	6	15	-	5	-	
			4.5	31	60	-	25	-	
			6.0	36	70	-	29	-	
Input Capacitance	C_{IN}	-	-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$	-	-	44	-	-	-		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ Counter}$$