

DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.



The 8293 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

PIN CONFIGURATION



TRUTH TABLE

Input	8292				8293							
	BI QUINARY (5-2)				DECADE(BCD)				BINARY			
	B ₀	C ₀	D ₀	A ₀	A ₀	B ₀	C ₀	D ₀	A ₀	B ₀	C ₀	D ₀
0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	1	0	0	0
2	0	1	0	0	0	1	0	0	0	1	0	0
3	1	1	0	0	1	1	0	0	1	1	0	0
4	0	0	1	0	0	0	1	0	0	0	1	0
5	0	0	0	1	1	0	1	0	1	0	1	0
6	1	0	0	1	0	1	1	0	0	1	1	0
7	0	1	0	1	1	1	1	0	1	1	1	0
8	1	1	0	1	0	0	0	1	0	0	0	1
9	0	0	1	1	1	0	0	1	1	0	0	1
10									0	1	0	1
11									1	1	0	1
12									0	0	1	1
13									1	0	1	1
14									0	1	1	1
15									1	1	1	1


SWITCHING CHARACTERISTICS $T_A=25^\circ\text{C}$, $V_{CC} = 5\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		MIN	TYP	MAX	
Propagation delay time t_{on}	Turn-on time Clock mode Strobed data		37	55	ns
	All bits		80	100	
t_{off}	Turn-off time Clock mode Strobed data		32	55	ns
	All bits		80	100	
t_w	Input pulse width	$V_{IN} = 0.8\text{V}$: reset, clock 1 = 2V: clock 2 = A_{out}	60	75	ns
	Strobe Reset	$V_{in, reset}$ clock 1 = 2V: clock 2 = A_{out}	45	60	
$t_{release}$	Release time Strobe/reset	clock 2 = A_{out}	80		
Toggle rate			5	10	MHz

NOTES:

- This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.



LOGIC DIAGRAM



10101

AC TEST FIGURES AND WAVEFORMS



CLOCK MODE t_{on}/t_{off} DELAY



Input pulse:
Amplitude = 2.6V
P.W. = 30ns, 50% to 50%
 $t_r = t_f = 5ns$
PRR = 1MHz


NOTE:
1 t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.

CLOCK MODE SWITCHING TEST





8292

Input pulse:
Amplitude = 3.4V
P.W. = 100ns, 50% to 50%
PRR = 2.5MHz
 $t_r = 20ns$
 $t_f = 75ns$



8293



STROBED DATA t_{on}/t_{off} DELAY



Strobe,
P.A. = 2.6V
P.W. = 300ns, 50% to 50%
PRR = 1MHz
 $t_r = t_f = 5ns$

Data
P.A. = 2.6V
P.W. = 500ns, 50% to 50%
PRR = 500KHz
 $t_r = t_f = 5ns$



MINIMUM STROBE PULSE WIDTH



Input pulse
Amplitude = 2.6V
 $t_r = t_f = 5ns$ max

AC TEST FIGURES AND WAVEFORMS (CONT'D.)



MINIMUM RESET PULSE WIDTH



Input pulse
Amplitude 2.6V
 $t_r = t_f = 5\text{ns max}$


NOTE outputs must be previously brought high by placing a "Q" on the D strobe light.
A pulse generator may be substituted for the switch

STROBE/RESET RELEASE TIME




Clock, strobe/reset
Amplitude = 2.6V
PRR = 1MHz, 50% duty cycle
 $t_r = t_f = 5\text{ns max}$


TOGGLE RATE



8292



8293



Input pulse:
Amplitude = 2.6V
PRR = 5MHz, 50% duty cycle
 $t_r = t_f = 5\text{ns max}$

NOTES:

1. All resistor values are in ohms
2. All capacitance values are in picofarads and include jig and probe capacitance
3. All diodes are 1N916.

91901