

TMS4132 TL  
021026



**MOTOROLA**

# MCM4132

## 32,768 × 1 BIT DYNAMIC RAM


The MCM4132 is a 32,768-bit high-speed Dynamic Random Access Memory designed for high-performance, low-cost applications in main-frame and buffer memories and peripheral storage. Organized as 32,768 one-bit words and fabricated using Motorola's highly reliable N-channel double-polysilicon technology, this device optimizes speed, power, and density tradeoffs.

The MCM4132 consists of two MCM4116 16,384-bit high-speed MOS dynamic Random Access Memories, each in its own package permanently connected, pin-for-pin, one on top of the other. The lower package is referenced as Module 1, the upper as Module 2, thereby resulting in an 18-pin memory device, organized as 32,768 words of one bit each, with essentially the same characteristics of the MCM4116.

- 32,768 × 1 Organization
- ± 10% Tolerance on All Power Supplies
- All Inputs Are Fully TTL Compatible
- Three-State Fully TTL Compatible Output
- Common I/O Capability when using "Early-Write" Mode
- Flexible Timing with Read-Modify-Write,  $\overline{\text{RAS}}$ -Only Refresh, and Page-Mode Capability
- On-Chip Latches for Addresses and Data In
- Fast Access Time Options:
  - 150 ns — MCM4132L15
  - 200 ns — MCM4132L20
  - 250 ns — MCM4132L25
  - 300 ns — MCM4132L30


**MOS**  
(N-CHANNEL, SILICON-GATE)

**32,768-BIT DYNAMIC  
RANDOM ACCESS MEMORY**



L SUFFIX  
SIDEBRAZE  
CERAMIC PACKAGE  
CASE 749-01

### PIN ASSIGNMENT



NOTE:  $\overline{\text{RAS}}_1$  and  $\overline{\text{CAS}}_1$  indicate bottom device.

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to $V_{BB}$	$V_{in}, V_{out}$	-0.5 to +20	V
Operating Temperature Range	$T_A$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-65 to +150	°C
Power Dissipation	$P_D$	1.0	W
Data Out Current	$I_{out}$	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

### CAPACITANCE

(f = 1.0 MHz,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ , periodically sampled rather than 100% tested.)

Parameter	Symbol	Typ	Max	Unit	Notes
Input Capacitance (A0-A5), D	$C_{i1}$	4.0	10	pF	8
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , WRITE	$C_{i2}$	8.0	13	pF	8
Output Capacitance (Q)	$C_o$	5.0	14	pF	8

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.


### PIN NAMES

A0-A6	Address Inputs
$\overline{\text{CAS}}_1$	Column Address Strobe, Module 1
$\overline{\text{CAS}}_2$	Column Address Strobe, Module 2
D	Data In
Q	Data Out
$\overline{\text{RAS}}_1$	Row Address Strobe, Module 1
$\overline{\text{RAS}}_2$	Row Address Strobe, Module 2
W	Read/Write Input
$V_{BB}$	Power (-5 V)
$V_{CC}$	Power (+5 V)
$V_{DD}$	Power (+12 V)
$V_{SS}$	Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

2

BLOCK DIAGRAM



DC OPERATING CONDITIONS AND CHARACTERISTICS  
(Full operating voltage and temperature range unless otherwise noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage	V <sub>DD</sub>	10.8	12.0	13.2	V	1
	V <sub>CC</sub>	4.5	5.0	5.5		1, 2
	V <sub>SS</sub>	0	0	0		1
	V <sub>BB</sub>	-4.5	-5.0	-5.5		1
Logic 1 Voltage, All Inputs	V <sub>IH</sub>	2.4	-	7.0	V	1
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	-1.0	-	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
<b>1 Chip Selected</b>					
Average V <sub>DD</sub> Power Supply Current	I <sub>DD1</sub>	-	36.5	mA	4
V <sub>CC</sub> Power Supply Current	I <sub>CC</sub>	-	-	mA	5
Average V <sub>BB</sub> Power Supply Current	I <sub>BB1, 3</sub>	-	300	μA	
Standby V <sub>BB</sub> Power Supply Current	I <sub>BB2</sub>	-	200	μA	
Standby V <sub>DD</sub> Power Supply Current	I <sub>DD2</sub>	-	3	mA	6
Average V <sub>DD</sub> Power Supply Current During "RAS Only" Cycles	I <sub>DD3</sub>	-	28.5	mA	4
Input Leakage Current (Any Input)	I <sub>I(L)</sub>	-	10	μA	
Output Leakage Current	I <sub>O(L)</sub>	-	10	μA	6, 7
Output Logic 1 Voltage @ I <sub>out</sub> = -5 mA	V <sub>OH</sub>	2.4	-	V	2
Output Logic 0 Voltage @ I <sub>out</sub> = 4.2 mA	V <sub>OL</sub>	-	0.4	V	
<b>2 Chip Selected (17)</b>					
Average V <sub>DD</sub> Power Supply Current	I <sub>DD1</sub>	-	70	mA	4
V <sub>CC</sub> Power Supply Current	I <sub>CC</sub>	-	-	mA	5
Average V <sub>BB</sub> Power Supply Current	I <sub>BB1, 3</sub>	-	400	μA	
Standby V <sub>BB</sub> Power Supply Current	I <sub>BB2</sub>	-	200	μA	
Standby V <sub>DD</sub> Power Supply Current	I <sub>DD2</sub>	-	3	mA	6
Average V <sub>DD</sub> Power Supply Current During "RAS Only" Cycles	I <sub>DD3</sub>	-	54	mA	4
Input Leakage Current (Any Input)	I <sub>I(L)</sub>	-	10	μA	
Output Leakage Current	I <sub>O(L)</sub>	-	10	μA	6, 7
Output Logic 1 Voltage @ I <sub>out</sub> = -5 mA	V <sub>OH</sub>	2.4	-	V	2
Output Logic Voltage @ I <sub>out</sub> = 4.2 mA	V <sub>OL</sub>	-	0.4	V	

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(See Notes 3, 9, 14)

 $V_{DD} = 12 V \pm 10\%$ ,  $V_{CC} = 5.0 V \pm 10\%$ ,  $V_{BB} = -5.0 V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_A = 0$  to  $70^\circ C$ 

## READ, WRITE, AND READ-MODIFY-WRITE CYCLES


Parameter	Symbol	MCM4132-15		MCM4132-20		MCM4132-25		MCM4132-30		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{RC}$	375	—	375	—	410	—	480	—	ns	
Read Write Cycle Time	$t_{RWC}$	375	—	375	—	515	—	660	—	ns	
Access Time from Row Address Strobe	$t_{RAC}$	—	150	—	200	—	250	—	300	ns	10, 12
Access Time from Column Address Strobe	$t_{CAC}$	—	100	—	135	—	165	—	200	ns	11, 12
Output Buffer and Turn-off Delay	$t_{OFF}$	0	50	0	50	0	60	0	60	ns	
Row Address Strobe Precharge Time	$t_{RP}$	100	—	120	—	150	—	180	—	ns	
Row Address Strobe Pulse Width	$t_{RAS}$	150	10,000	200	10,000	250	10,000	300	10,000	ns	
Column Address Strobe Pulse Width	$t_{CAS}$	100	10,000	135	10,000	165	10,000	200	10,000	ns	
Row to Column Strobe Lead Time	$t_{RCD}$	20	50	25	65	35	85	60	100	ns	13
Row Address Setup Time	$t_{ASR}$	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	20	—	25	—	35	—	60	—	ns	
Column Address Setup Time	$t_{ASC}$	-10	—	-10	—	-10	—	-10	—	ns	
Column Address Hold Time	$t_{CAH}$	45	—	55	—	75	—	100	—	ns	
Column Address Hold Time Referenced to RAS	$t_{AR}$	95	—	120	—	160	—	200	—	ns	
Transition Time (Rise and Fall)	$t_T$	3.0	35	3.0	50	3.0	50	3.0	50	ns	14
Read Command Setup Time	$t_{RCS}$	0	—	0	—	0	—	0	—	ns	
Read Command Hold time	$t_{RCH}$	0	—	0	—	0	—	0	—	ns	
Write Command Hold Time	$t_{WCH}$	45	—	55	—	75	—	100	—	ns	
Write Command Hold Time Referenced to RAS	$t_{WCR}$	95	—	120	—	160	—	200	—	ns	
Write Command Pulse Width	$t_{WP}$	45	—	55	—	75	—	100	—	ns	
Write Command to Row Strobe Lead Time	$t_{RWL}$	60	—	80	—	100	—	180	—	ns	
Write Command to Column Strobe Lead Time	$t_{CWL}$	60	—	80	—	100	—	180	—	ns	
Data in Setup Time	$t_{DS}$	0	—	0	—	0	—	0	—	ns	15
Data in Hold Time	$t_{DH}$	45	—	55	—	75	—	100	—	ns	15
Data in Hold Time Referenced to RAS	$t_{DHR}$	95	—	120	—	160	—	200	—	ns	
Column to Row Strobe Precharge Time	$t_{CRP}$	-20	—	-20	—	-20	—	-20	—	ns	
RAS Hold Time	$t_{RSH}$	100	—	135	—	165	—	200	—	ns	
Refresh Period	$t_{REFSH}$	—	2.0	—	2.0	—	2.0	—	2.0	ms	
WRITE Command Setup Time	$t_{WCS}$	-20	—	-20	—	-20	—	-20	—	ns	
CAS to WRITE Delay	$t_{CWD}$	70	—	95	—	125	—	180	—	ns	16
RAS to WRITE Delay	$t_{RWD}$	120	—	160	—	210	—	280	—	ns	16
CAS Precharge Time (Page Mode Cycle Only)	$t_{CP}$	60	—	80	—	100	—	100	—	ns	
Page Mode Cycle Time	$t_{PC}$	170	—	225	—	275	—	325	—	ns	
CAS Hold Time	$t_{CSH}$	150	—	200	—	250	—	300	—	ns	

## NOTES:

- All voltages referenced to  $V_{SS}$ .  $V_{BB}$  must be applied before and removed after other supply voltages.
- Output voltage will swing from  $V_{SS}$  to  $V_{CC}$  under open circuit conditions. For purposes of maintaining data in power-down mode,  $V_{CC}$  may be reduced to  $V_{SS}$  without affecting refresh operations.  $V_{OH}$  (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate.
- Current is proportional to cycle rate, maximum current is measured at the fastest cycle rate.
- $t_{CC}$  depends upon output loading. The  $V_{CC}$  supply is connected to the output buffer only.
- Output is disabled (open-circuit) when  $CAS$  is at a logic 1.
- $0 V \leq V_{out} \leq +5.5 V$ .
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta T / \Delta V$ .
- AC measurements assume  $t_T = 5.0$  ns
- Assumes that  $t_{RCD} \leq t_{RCD}$  (max).
- Assumes that  $t_{RCD} \geq t_{RCD}$  (max).
- Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- Operation within the  $t_{RCD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
- $V_{IH}$  (min) or  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  or  $V_{IH}$  and  $V_{IL}$ .
- These parameters are referenced to  $CAS$  leading edge in random write cycles and to  $WRITE$  leading edge in delayed write or read-modify-write cycles.
- $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \geq t_{CWD}$  (min) and  $t_{RWD} \geq t_{RWD}$  (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- Two chips selected is only applicable for RAS only refresh on the 32K module.

2

READ CYCLE TIMING



WRITE CYCLE TIMING

