

2M x 8 / 2M x 9 Concurrent RDRAM

Overview

The 16 / 18Mbit Concurrent Rambus™ DRAMs (RDRAM ®) are extremely high-speed CMOS DRAMs organized as 2M words by 8 or 9 bits. They are capable of bursting unlimited lengths of data at 1.5ns per byte (12.0ns per eight bytes). The use of Rambus Signaling Logic (RSL) technology permits 667MHz transfer rates while using conventional system and board design methodologies. Low effective latency is attained by operating the two 2KByte sense amplifiers as high speed caches, and by using random access mode (page mode) to facilitate large block transfers. Concurrent (simultaneous) bank operations permit high effective bandwidth using interleaved transactions.

RDRAMs are general purpose high-performance memory devices suitable for use in a broad range of applications including PC and consumer main memory, graphics, video and any other application where high-performance at low cost are required.

Features

- Compatible with prior generation RDRAMs
- 667Mb/s peak transfer rate per RDRAM
- Rambus Signaling Level (RSL) interface
- Synchronous, concurrent protocol for block oriented, interleaved (overlapped) transfers
- 13 active signals require just 32 total pins on the controller interface (including power)
- 3.3V volt operation
- Additional / multiple Rambus Channels each provide an additional 667Mb/s bandwidth
- Two 2KByte sense amplifiers may be operated as caches for low latency access
- Random access mode enables any burst order at full bandwidth within a page
- Graphics features include write-per-bit and mask-per-bit operations
- 32pin SHP package

Ordering Information

Part No.	Org.	frequency
KM49RC2H-A60	2M x 9	600Mhz
KM49RC2H-A66	2M x 9	667Mhz
KM48RC2H-A60	2M x 8	600Mhz
KM48RC2H-A66	2M x 8	667Mhz

Pin Configuration




Figure 1 : Pin Assignment (SHP-32 top view)




Figure 2 : 16/18Mbit Concurrent RDRAM Block Diagram

General Description


Figure 2 is a block diagram of an RDRAM. At the bottom is a standard DRAM core organized as two independent banks, with each bank organized as 512 rows, and with each row consisting of 2KBytes of memory cells. One row of a bank may be "activated" at any time (ACTV command) and placed in the 2KBytes "page" for the bank. Column accesses (READ and WRITE commands) may be made to this active page.

The smallest block of memory that may be accessed with READ and WRITE commands is an octbyte (eight bytes). Bitmask and bytemask options are available with the WRITE command to allow finer write granularity. There are six control registers that are accessed at initialization time to configure the RDRAM for a particular application.


Basic Operation

Figure 3a shows an example of a read transaction. A transaction begins in interval T_0 with the transfer of a REQ packet. The REQ packet contains the command (ACTV/READ), a device, bank, and row address (BNK/ROW) of the page to be activated, and the column address (COLa) of the first octbyte to be read from the page.

The selected bank performs the activation of the selected row during T_1 and T_2 (the t_{RCD} interval). Next, the selected bank reads the selected octbyte during T_3 and T_4 (the t_{CAC} interval). A second command RSTRB (read strobe) is transferred during T_5 and causes the first octbyte (DOUTa) to be transferred during T_5 .



(a) BANK ACTIVATE AND RANDOM READ CYCLES WITHIN A PAGE



(b) BANK ACTIVATE AND RANDOM WRITE CYCLES WITHIN A PAGE

Figure 3 : Read and Write Transaction Examples

In this example, three additional octbytes are read from the activated page. These column addresses (COLb, COLc, and COLd) are transferred in T₃, T₄, and T₅, respectively. The data octbytes (DOUTb, DOUTc, and DOUTd) are transferred in T₅, T₆, and T₇. The end of the data oct-byte is signaled by a third command RTERM (read terminate) in T₆. The next REQ packet may be sent in T₉, or in any interval thereafter.

Figure 3b shows an example of a write transaction. The transaction begins in interval T₀ with the transfer of a REQ packet. The REQ packet contains, the command (ACTV/MWRITE), a device, bank, and row address (BNK/ROW) of the page to be activated, and the column address (COLa) of the first octbyte to be written to the page.

The selected bank performs the activation of the selected row during T₁, and T₂(the trCD interval). A second command WSTRB (write strobe) is transferred during T₂ and causes the first octbyte (DINa) to be transferred during T₃.

In this example, three additional octbytes are written to the activated page. These column addresses (COLb, COLc, and COLd) are transferred in T₂, T₃, and T₄, respectively. The data octbytes (DINb, DINc, and DINd) are transferred in T₄, T₅, and T₆. The end of the data octbytes is signaled by a third command WTERM (write termination) in T₆. The next REQ packet may be sent in T₇, or in any interval thereafter.

Interleaved Transactions

The previous examples showed noninterleaved transactions the next REQ packet was transferred after the last data octbyte of the current transaction. In an interleaved transaction, the next REQ packet is transferred before the first data octbyte of the current transaction. This permits the row and column access intervals of the next transaction to overlap the data transfer of the current transaction.

Figure 4 shows an example of interleaved read transactions. The first transaction proceeds exactly as the noninterleaved example of Figure 3a (all packets of the first transaction are labeled with "1"). However, in T₅ the REQ packet for the second transaction is transferred all packets of the second transaction are labeled with "2"). The trCD2 and tCAC2 intervals overlap the transfer of DOUT1 data octbytes and thus increase the effective bandwidth of the RDRAM since there are no unused intervals.

A transaction consists of an address transfer phase and a data transfer phase. The REQ packet performs address transfer, and the remaining packets perform data transfer (DOUT, COL, RSTRB, and RTERM in the case of a read transaction). The time interval between the address and data transfer phases of the current transaction may be adjusted to match the data length of the previous transaction (as long as the row and column access times for the current transaction are observed). Thus, there are no limits on the types of memory transaction which may be interleaved; any mixing of transaction length and command type is permitted.




Figure 4 : Interleaved Read Transaction Example

Table 1: Pin Descriptions

Signal	I/O	Description
DQ8...DQ0 (BUSDATA[8:0])	I/O	Signal lines for REQ, DIN, and DOUT packets. The REQ packet contains the address field, command field, and other control fields. These are RSL signals ^a .
CLK (RXCLK)	I	Receive clock. All input packets are aligned to this clock. This is an RSL signal ^a .
CLK (TXCLK)	I	Transmit clock. DOUT packets are aligned with this clock. This is an RSL signal ^a .
VREF	I	Logic threshold reference voltage for RSL signals ^a .
COMMAND (BUSCTRL)	I	Signal line for REQ, RSTRB, RTERM,WSTRB, WTERM, RESET, and CKE packets. This is an RSL signal ^a .
ADDRESS (BUSENABLE)	I	Signal line for COL packets with column addresses. This is an RSL signal ^a .
VDD, VDDA	-	+3.3V power supply. VDDA is a separate analog supply for clock generation in the RDRAM.
GND, GNDA	-	Circuit ground. GNDA is a separate analog ground for clock generation in the RDRAM.
SIN	I	Initialization daisy chain input. CMOS levels.
SOUT	O	Initialization daisy chain output. CMOS levels.

a. RSL stands for Rambus Signaling Levels, a low-voltage-swing, active-low signaling technology.

- VDD □ 1
- GND □ 2
- DQ8 □ 3
- GND □ 4
- DQ7 □ 5
- (N.C) □ 6
- ADDRESS □ 7
- VDD □ 8
- DQ6 □ 9
- GND □ 10
- DQ5 □ 11
- VDDA □ 12
- RXCLK □ 13
- GNDA □ 14
- TXCLK □ 15
- VDD □ 16
- DQ4 □ 17
- GND □ 18
- COMMAND □ 19
- SIN □ 20
- VREF □ 21
- SOUT □ 22
- DQ3 □ 23
- GND □ 24
- DQ2 □ 25
- (NC) □ 26
- DQ1 □ 27
- GND □ 28
- DQ0 □ 29
- (NC) □ 30
- GND □ 31
- VDD □ 32

SHP pin Numbering




Figure 6 : Horizontal SHP Package

REQ Packet (Address Transfer)

An REQ packet initiates a transaction by transferring the address and command information to the RDRAM. Figure 7 shows the format of the REQ packet. Note that each RDRAM wire carries eight bits of information in each t_{PACKET}. This is the time required to transfer an octbyte of data and is the natural granularity with which to illustrate timing relationships. The clock that is actually used by the RDRAM has a period of t_{CYCLE}, with information transferred on each clock edge. t_{PACKET} is four times t_{CYCLE}.

In the REQ packet, the bits which are gray are reserved, and should be driven with a zero. In particular, the bits in t_{CYCLE} T₆ and T₇ are needed for bus turnaround during read transactions.

A35..A3: The address field A35..A3 consumes the greatest number of bits. These are allocated to device, bank, row, and column addressing according to Table 2.

Table 2: A35..A3 Address Fields

Field	16/18M (2KB Page)
COL	A10..A3
ROW	A19..A11
BNK	A20
DEV	A35..A21

OP5..OP0: The command field OP5..OP0 specifies the type of transaction that is to be performed, according to Table 3. The OP0 bit selects a read or write transaction, the OP1 bit selects a memory or register space access, and OP5..OP2 select command options. These command options include B in OP2 (see byte masking), D in OP3 for selecting broadcast operations (see refresh), and b1, b0 in OP5, OP4 (see bit masking).

ACTV: This bit specifies activation or precharge/activation of a bank at the beginning of a transaction, and is designated by appending "ACTV/" or "PRE/ACTV/" to the command.

AUTO: This bit specifies auto-precharge of a bank at the end of the transaction, and is designated by appending "A" to the command.

START: This bit is always set to one and indicates the beginning of a request to the RDRAM.

REGSEL: This bit is used for accessing registers.

PEND2...PEND0: This field is set to "000" for noninterleaved transactions, and to a nonzero value for interleaved transactions. This is the number of previous STRB and TERM packets the RDRAM is to skip. Refer to the *Concurrent RDRAM Design Guide* for further details.

M7..M0: This field is used to perform byte masking of the first data octbyte D_{INa} for all memory write transactions(OP1,0=01). Refer to byte masking.

Table 3: Command Encoding

ACTV	AUTO	OP5	OP4	OP3	OP2	OP1	OP0	Command	Description
0	0	0	0	0	X	0	0	READ	Read
0	0	b1	b0	D	B	0	1	WRITE	Write(b1,b0,B masking and D broadcast options)
0	0	0	0	0	1	1	0	RREG	Register Read
0	0	0	0	D	1	1	1	WREG	Register Write (D)
0	1	0	0	0	X	0	0	READA	Read/Auto Precharge
0	1	b1	b0	D	B	0	1	WRITEA	Write/Auto Precharge (b1,b0,D,B)
1	0	0	0	0	X	0	0	ACTV/READ	Activate/Read
1	0	b1	b0	D	B	0	1	ACTV/WRITE	Activate/Write (b1,b0,D,B)
1	1	0	0	0	X	0	0	ACTV/READA	Activate/Read/Auto Precharge
1	1	b1	b0	D	B	0	1	ACTV/WRITEA	Activate/Write/Auto Precharge(b1,b0,D,B)
1	0	0	0	0	X	0	0	PRE/ACTV/READ	Precharge/Activate/Read
1	0	b1	b0	D	B	0	1	PRE/ACTV/WRITE	Precharge/Activate/Write(b1,b0,D,B)
1	1	0	0	0	X	0	0	PRE/ACTV/READA	Precharge/Activate/Read/Auto Precharge
1	1	b1	b0	D	B	0	1	PRE/ACTV/WRITEA	Precharge/Activate/Write/Auto Precharge(b1,b0,D,B)




Figure 7 : REQ Packet Format

4

Data Transfer Packets

The next set of packet types are used for data transfer. Their formats are summarized in Figure 8.

As in the REQ packet, eight bits are transferred on each wire during each t_{PACKET} interval. The rising and falling edges of the RDRAM clock define the transfer windows for each of these bits. The data transfer packets will align to the t_{PACKET} intervals defined by the START bit of the REQ packet by simply observing the timing rules that are developed in the next few sections of this document.

DIN and DOUT Packets

There are nine wires allocated for the data bytes. These wires are labeled DQ8..DQ0. The eight bytes transferred in a DIN or DOUT packet have 72bits, which are labeled D0..D63(on the DQ0..DQ7 wires) and E0..E7(on the DQ8 wire). The 18Mbit RDRAMs has storage cells for the E0..E7 bits. The E0..E7 bits are also used with byte masking operations. This is described in the section on byte masking.

COL Packet

The column address A10..A3 of the first octbyte of data(DINa or DOUTa) is provided in the REQ packet. The COL packet contains an eight bit field A10..A3, which provides the column address for the second and subsequent data octbytes. The COL packets have a fixed timing relationship with respect to the DIN and DOUT packets to which they correspond. As the DIN and DOUT packets are moved (to accommodate interleaving), the COL packets move with them.

RSTRB and RTERM Packets

The RSTRB and RTERM packets indicate the beginning and end of the DOUT packets that are transferred during a read transaction. The RSTRB and RTERM packets are each eight bits and consist of a single "1" in an odd t_{CYCLE} position, with the other seven positions "0". Note that when a transaction transfers a single data octbyte, the RSTRB and RTERM packets will overlay one another. This is permitted and is in fact the reason that each packet consists of a single asserted bit. An example of this case is shown in Figure 15a. There will be transaction situations in which the RTERM overlays a REQ packet (two octbyte interleaved transaction). Again, this is permitted. The general rule is that the RTERM may overlay any of the other packets on the Command(BUSCTRL) wire, and RSTRB may overlay any other except for a REQ packet.

WSTRB and WTERM Packets

The WSTRB and WTERM packets indicate the beginning and end of the series of DIN packets that are transferred during a write transaction. The WSTRB and WTERM packets are each eight bits and consist of a single "1" in an odd t_{CYCLE} position, with the other seven positions "0". Note that when a transaction transfers a single data octbyte, the WSTRB and WTERM packets will not overlay one another(unlike the case of a one octbyte read). An example of this case is shown in Figure 15b. There will be transaction situations in which the WSTRB overlays a REQ packet(no bank activate). Again, this is permitted. An example of this is shown in Figure 10a. The general rule is that the WSTRB may overlay any of the other packets on the Command(BUSCTRL) wire, and WTERM may overlay any other except for a REQ packet.

CKE Packet


The average power of the RDRAM can be reduced by using Suspend power mode. This is done by setting the FR field of the MODE register to a zero(the MODE register is shown in Figure 18). A CKE packet must be sent a time t_{CKE} ahead of each REQ packet(this is shown in interval T0 in Figure 22b). This causes the RDRAM to transition from Suspend to Enable mode. When the RDRAM has finished the transaction, it returns to Suspend mode. The CKE packet will overlay the RSTRB and RTERM packets when transactions are interleaved. If the FR field is set to a one, CKE packets are not used and the RDRAM remains in Enable mode.

RESET Packet

The RESET packet is used during initialization. When RESET packets are driven for a time t_{RESET} or greater, the RDRAM will assume a known state. Because the RESET packet is limited to this one use, it will not interact with the other packet types. This is illustrated in Figure 22a.

PWRUP Packet

The PWRUP packet is used to cause an RDRAM to transition from Powerdown to Enable mode. This is illustrated in Figure 22c.



4

Figure 8 : DIN, DOUT, COL, CKE, RSTRB, RTERM, WSTRB, WTERM and RESET Packet Formats

Read Transactions

When a controller issues a read request to an RDRAM, one of three transaction cases will occur. This is a function of the request address and the state of the RDRAM.

READ : The first case is shown in Figure 9a. This occurs when the requested bank has been left in an activated state and the requested row address matches the address of this activated row. This is also called a page hit read and is invoked by the READ or READA commands.

There are three timing parameters which specify the positioning of the packets which control the data transfer.

These are as follows:

tsDR Start of RSTRB to start of DOUT
 tCDR Start of COL to start of DOUT
 tTRR Start of RTERM to end of DOUT

These parameters are all expressed in units of tCYCLE and the minimum and maximum values are the same; the RSTRB, RTERM, COL and DOUT packets move together as a block.

A fourth parameter has a minimum value only, and positions the block of data transfer packets relative to the REQ(address transfer) packet:

trSR Start of REQ to start of RSTRB for READ

When a read transaction is formed, these packet constraints must be observed. In addition, there are constraints upon the timing of the bank operations which must also be observed. These are shown in Figure 9a next to the label "Bank Operation". After the transfer of the REQ packet in T0, the RDRAM performs a column access (requiring tCAC for the column access time) of the first data octabyte DOUTa during T1 and T2. The RDRAM performs three column cycles(requiring tCC for the column cycle time) in order to access the next three data octabytes (DOUTb, DOUTc, DOUTd) during T3, T4 and T5. Each data octabyte is transferred one tPACKET interval after it is accessed.

ACTV/READ: The second case is shown in Figure 9b. This occurs when the requested bank has been left in a pre-charged state. This is invoked by the ACTV/READ and ACTV/READA commands.

The RSTRB, RTERM, COL, and DOUT packets remain in the same relative positions as in the READ case, but they move further from the REQ packet

tASR Start of REQ to start of RSTRB
 for ACTV/READ

After the transfer of the REQ packet in T0, the RDRAM performs an activation operation(requiring tACD for the row-column delay)during T1 and T2. This leaves the requested row activated. From this point the sequence of bank operations are identical to the READ case, except that everything has shifted two tPACKET intervals further from the REQ packet. The sum of tACD and tCAC is also known as tRAC(the row access time).


PRE/ACTV/READ : The third case is shown in Figure 9c. This occurs when the requested bank has been left in an activated state and the requested row address doesn't match the address of this activated row. This is also called a page miss read and is invoked by the PRE/ACTV/READ and PRE/ACTV/READA commands. The RDRAM knows the difference between a PRE/ACTV/READ and a ACTV/READ because each RDRAM bank has a flag indicating whether it is precharged or activated. The external controller tracks this flag, and also tracks the address of each activated bank in order to distinguish READ and PRE/ACTV/READ accesses.

The RSTRB, RTERM, COL and DOUT packets remain in the same relative positions as in the READ case, but they move further from the REQ packet:


tpsR Start of REQ to start of RSTRB
 for PRE/ACTV/READ

After the transfer of the REQ packet in T0, the RDRAM performs a precharge operation(trp) during T1 and T2, and an activation operation(trCD) during T3 and T4. This leaves the requested row activated. From this point the sequence of bank operations are identical to the READ case, except that everything has shifted four tPACKET intervals further from the REQ packet. The sum of trp, trCD and tCAC is also known as trc(the row cycle time).


Auto-Precharge Option : For a READ, ACTV/READ or a PRE/ACTV/READ command, the bank operations are complete once the last data octabyte has been accessed. The bank will be left with the requested row activated. For a READA, ACTV/READA or a PRE/ACTV/READA command, there is an additional step. During the two tPACKET intervals after the last data octabyte access an auto-precharge operation (requiring trPA for the row precharge, auto) is performed. This leaves the bank in a pre-charged state.



(a) READA - RANDOM READ CYCLES WITHIN A PAGE



(b) ACTV / READA - BANK ACTIVATE AND RANDOM READ CYCLES WITHIN A PAGE



(c) PRE / ACTV / READA - BANK PRECHARGE / ACTIVATE AND RANDOM READ CYCLES IN A PAGE

Figure 9 : Read Transactions

Write Transactions

When a controller issues a write request to an RDRAM, one of three transaction cases will occur. This is a function of the request address and the state of the RDRAM.

Write : The first case is shown in Figure 10a. This occurs when the requested bank has been left in an activated state and the requested row address matches the address of this activated row. This is also called a page hit write and is invoked by the WRITE or WRITEA commands.

There are three timing parameters which specify the positioning of the packets which control the data transfer. These are as follows:

- tsdw Start of WSTRB to start of DIN
- tcpw Start of COL to start of DIN
- ttow Start of WTERM to end of DIN

These parameters are all expressed in units of tcycle and the minimum and maximum values are the same; the WSTRB, WTERM, COL and DIN packets move together as a block.

A fourth parameter has a minimum value only, and positions the block of data transfer packets relative to the REQ(address transfer) packet:

- twsw Start of REQ to start of WSTRB for WRITE

When a write transaction is formed, these packet constraints must be observed. In addition, there are constraints upon the timing of the bank operations which must also be observed. These are shown in Figure 10a next to the label "Bank Operation". After the transfer of the REQ packet in T0, the RDRAM performs a column access (requiring tcac for the column access time) of the first data octbyte DINa during T1 and T2. The RDRAM performs three column cycles(requiring tcc for the column cycle time) in order to retire the next three data octbytes (DINb,DINc,DINd) during T3,T4 and T5. Each data octbyte is transferred one tpacket interval before it is stored.

ACTV/WRITE: The second case is shown in Figure 10b. This occurs when the requested bank has been left in a pre-charged state. This is invoked by the ACTV/WRITE and ACTV/WRITEA commands.

The WSTRB,WTERM,COL, and DIN packets remain in the same relative positions as in the page hit case, but they move further from the REQ packet:

- tasw Start of REQ to start of WSTRB for ACTV/WRITE

After the transfer of the REQ packet in T0, the RDRAM performs an activation operation(requiring trcd for the row-column delay)during T1 and T2. This leaves the requested row activated. From this point the sequence of bank operations are identical to the WRITE case, except that everything has shifted two tpacket intervals further from the REQ packet. The sum of trcd and tcac is also known as trac(the row access time).


PRE/ACTV/WRITE : The third case is shown in Figure 10c. This occurs when the requested bank has been left in an activated state and the requested row address doesn't match the address of this activated row. This is also called a page miss write and is invoked by the PRE/ACTV/WRITE and PRE/ACTV/WRITEA commands. The RDRAM knows the difference between a PRE/ACTV/WRITE and a ACTV/WRITE because each RDRAM bank has a flag indicating whether it is precharged or activated. The external controller tracks this flag, and also tracks the address of each activated bank in order to distinguish WRITE and PRE/ACTV/WRITE accesses.

The WSTRB,WTERM,COL and DIN packets remain in the same relative positions as in the WRITE case, but they move further from the REQ packet:


- tpsw Start of REQ to start of WSTRB for PRE/ACTV/WRITE

After the transfer of the REQ packet in T0, the RDRAM performs a precharge operation(trp) during T1 and T2, and an activation operation(trcd) during T3 and T4. This leaves the requested row activated. From this point the sequence of bank operations are identical to the WRITE case, except that everything has shifted four tpacket intervals further from the REQ packet. The sum of trp,trcd and tcac is also known as trc(the row cycle time).


Auto-Precharge Option : For a WRITE, ACTV/WRITE or a PRE/ACTV/WRITE command, the bank operations are complete once the last data octbyte has been accessed. The bank will be left with the requested row activated. For a WRITEA, ACTV/WRITEA or a PRE/ACTV/WRITEA command, there is an additional step. During the two tpacket intervals after the last data octbyte access an auto-precharge operation (requiring trpa for the row precharge, auto) is performed. This leaves the bank in a precharged state.



(a) WRITEA-RANDOM WRITE CYCLES WITHIN A PAGE



(b) ACTV/WRITEA-BANK ACTIVATE AND RANDOM WRITE CYCLES WITHIN A PAGE



(c) PRE/ACTV/WRITEA-BANK PRECHARGE/ACTIVATE AND RANDOM WRITE CYCLES IN A PAGE

Figure 10 : Write Transactions

4

Bytemask Operations

All memory write transactions(OP1,OP0=01) use the M7..M0 field of the REQ packet to control byte masking of the first octbyte DINa of write data. M7 controls bits D56..D63,E7 while M0 controls bits D0..D7,E0. A "0" means do not write and a "1" means write.

The M7..M0 field should be filled with "00000000" for non-memory-write transactions.

OP2=1 : When OP2=1 for a memory write transaction, the remaining data octbytes(DINb,DINc,...) are written unconditionally(all bytes are written).

OP2=0 : When OP2=0, the remaining data octbytes (DINb,DINc,...) are written with a bytemask. Each bytemask is carried on the DQ8 wire, pipelined one tPACKET interval ahead of the data octbyte it controls.

Figure 13b shows the format of the M packet and DIN packet when OP2=0. M7 controls bits D56..D63(of the next DIN packet)and M0 controls bits D0..D7 (of the next DIN packet). Figure 13a summarizes the location of the M packets and the DIN packets they control.

When 16M RDRAMs is used, there is no limitation caused by the use of bytemask operations; the DQ8 wire is only used for the REQ packet and M packets.

When 18M RDRAM is used, there is a limitation caused by the use of bytemask operations; the E7..E0 bits of the 72bit DIN packet may not be used when OP2=0. To achieve bytemasking, it will be necessary to use read-modify-write operations or single octbyte writes with the bytemask in the REQ packet and OP2=1.




Figure 11 : Details of ByteMask

Bitmask Operations

All memory write transactions(OP1,OP0=01) may use bitmask operations(OP5,OP4). Bitmask operations may be used simultaneously with the bytemask operations just described; a particular data bit is written only if the corresponding bytemask M and bitmask m are set.

OP5,OP4=00 : This is the default option with no bitmask operation selected; all data bits are written, subject to any bytemask operation.

OP5,OP4=01 : This is the write-per-bit option.

Figure 14a shows the transaction format. The 64/72-bit MASK register is used as a static bit mask, controlling whether each of the 64/72 bits of DIN octbytes is written(m=1)or not written (m=0). The MASK register is loaded using the dynamic bitmask operation (OP5,OP4=10).

OP5,OP4=10 : This is the dynamic bitmask option.

Figure 14b shows the transaction format. Alternate octbytes(ma,mc,...) are loaded into the MASK register to be used as a bitmask for the data octbytes(DINb,DINd,...). Only the COL packets which correspond to DIN packets(COLb,COLd,...) contain a valid column address. The MASK register is left with the last bitmask that is transferred (mc in this case). The write enable signal is asserted after DIN packet (Figure 12).

OP5,OP4=11 : This is the mask-per-bit option.

Figure 14c shows the transaction format. The 64/72 bit MASK register is used as a static data octbyte DIN. The bitmask packets(ma,mb,...) control whether the data is written(m=1) or not written(m=0). The MASK register is loaded using the dynamic bitmask operation (OP5,OP4=10).






Figure 12 : Details of BitMask Logic




(a) OP2=0-WRITE TRANSACTION WITH BYTEMASK (except x9)




(b) OP2=0-DATA AND BYTEMASK PACKET FORMATS

Figure 13 : Bytemask Operations


4



(a) $OP5, OP4=0$, 1-BITMASK IN MASK REGISTER, DATA FROM DQ INPUTS



(b) $OP5, OP4=1$, 0-BITMASK FROM DQ INPUTS, DATA FROM DQ INPUTS



(c) $OP5, OP4=1$, 1-BITMASK FROM DQ INPUTS, DATA IN MASK REGISTER

Figure 14 : Bitmask Operations

Registers

There are six control registers in an RDRAM. They contain read-only fields, which allow a memory controller to determine the type of RDRAM that is present. They also contain read-write fields which are used to configure the RDRAM.


Registers are read and written with transactions that are identical to one-octbyte memory read and write transactions. These transaction formats are illustrated in Figure 15. There is one difference with respect to memory transactions; for a register write, it is necessary to allow a time of t_{WREG} to elapse before another transaction is directed to the RDRAM.

In the descriptions of some of the read-write fields, the user is instructed to set the field to a default value ("Set to 1," for example). When this is done, the suggested value is the one needed for normal operation of the RDRAM.


A summary of the control registers and a brief description follows

DEVICETYPE	RDRAM size, type information
DEVICEID	Set RDRAM base address
MODE	Set RDRAM operating modes
REFROW	Set refresh address for Powerdown
RASINTERVAL	Set RAS intervals
DEVICEMFGR	RDRAM manufacturer information

The control register fields are described in detail in the next six pages. The format of the one octbyte DIN or DOUT packet that is written to or read from the register is shown. Gray bits are reserved, and should be written as zero. The value of the A10..A3, REGSEL field needed to access each register is also shown. The ROW and BANK address fields are not used for register read and write transactions.



(a) REGISTER READ TRANSACTION




(b) REGISTER WRITE TRANSACTION

Figure 15 : Register Transactions

DEVICETYPE Register

A10,A9,A8,A7,A6,A5,A4,A3,REGSEL 00000000₂




Description

This is a read only register with fields that describe the characteristics of the device. This includes the number of address bits for bank, row, and column. The column count includes the (unimplemented) A2,A1,A0 bits. The other fields specify the architecture version, the device type, and the byte size. This register is read during initialization so the memory controller can determine the proper memory configuration.

DIN/DOUT Format

Field	2KByte Page		Description
	16M	18M	
VER3...VER0	0010 ₂		Architecture Version is Concurrent
TYP3...TYP0	0000 ₂		Device is DRAM
BNK3...BNK0	0001 ₂ =1		Number of bank address bits
ROW3...ROW0	1001 ₂ =9		Number of row address bits
COL3...COL0	1011 ₂ =11		Number of column address bits
BONUS	0	1	Specifies x8(0) or x9(1) byte length

Figure 16 : DEVICETYPE Register



4

Figure 17 : DEVICETYPE Register





Figure 18 : MODE Register

REFROW Register

A10,A9,A8,A7,A6,A5,A4,A3,REGSEL 0000001012



DIN/DOUT Format

Description

This is a read-write register which is used to track the bank/row address that will be refreshed by the next SIN pulse in Powerdown mode. This register is not used for normal refresh in Enable mode-the bank/row address is supplied by the external controller in the refresh transaction.

Powerdown is entered by setting the SP field to one. The REF field should be simultaneously set with the next bank/row to be refreshed. When Powerdown is exited, this register is read from one RDRAM to set the proper bank/row address for normal refresh operation.


The reset values of the REFROW registers are all zeros.

Field	RDRAM Size	Description
REF10	16M/18M - 2KB page	Bank address of next row to be refreshed
REF8...REF0	16M/18M - 2KB page	Row address of next row to be refreshed
SP	-	Set to enter Powerdown mode

Figure 19 : REFROW Register

RASINTERVAL Register

A10,A9,A8,A7,A6,A5,A4,A3,REGSEL 000000110₂




Description

This is a read-write register with fields that control the length of the RAS intervals of the RDRAM. The relationship between the trc, trcd, trpa and trp intervals (in tCYCLE units) and the P, S, and R fields follows :

trc = (1010₂+R+S+P) tCYCLE
 trcd = (0101₂+S) tCYCLE
 trp = (0101₂+P) tCYCLE
 trpa = (0101₂+P) tCYCLE

DIN/DOUT Format




Field	Description
R3...R0	Specifies the (trc-trcd-trp) restore interval. Set to 0111 ₂
S3...S0	Specifies the trcd sense interval. Set to 0011 ₂
P3...P0	Specifies the trp and trpa precharge intervals. Set to 0011 ₂

Figure 20 : RASINTERVAL Register

DEVICEMFGR Register

A10,A9,A8,A7,A6,A5,A4,A3,REGSEL 000001001₂



Description

This is a read-only register with fields that specify the manufacturer's identification number and manufacturer-specific date-code and version information.

4

Field	Description
M4	Manufacturer's identification number (M4=1).
C7...C0	Manufacturer's date code or version information (all 0).

Figure 21 : DEVICEMFGR Register

Initialization

The first step in initialization is to reset the RDRAM. This is accomplished by driving RESET packets for a time tRESET or greater. This causes the RDRAM to assume a known state. This also causes the internal clocking logic (a delay-locked-loop) to begin locking to the external clock. This requires a time of tLOCK. At this point, the RDRAM is ready to accept transactions. This timing sequence is shown in Figure 22a.

The next step for the memory controller is to read and write the six control registers, in order to determine the size and type of RDRAM that is present, and to configure it properly. A full initialization sequence is provided in the *Concurrent RDRAM Design Guide*.

Power Management

There are several power modes available in an RDRAM. These modes permit power dissipation and latency to be traded against one another.

Enable Mode : The simplest option is to remain permanently in Enable power mode. This is done by setting the FR field to a one in the MODE register (refer to Figure 18). The RDRAM will return to Enable mode when it is not performing a read or write transaction. This is the operating mode which has been assumed in all the transaction timing diagrams (except in Figure 22b).

Suspend Mode : The average power can be reduced by using Suspend power mode. This is done by setting the FR field to a zero. A CKE packet must be sent a time tCKE ahead of each REQ packet (this is shown in T0 in Figure 22b). This causes the RDRAM to transition from Suspend to Enable mode. When the RDRAM has finished the transaction, it returns to Suspend mode. The average power of the RDRAM is reduced, but at the cost of slightly greater latency. There is no loss of effective bandwidth, since the CKE packet may be overlapped with the other packet types.

Powerdown Mode : The RDRAM power can be reduced to a very low level with Powerdown mode. Powerdown is entered by setting the SP field of the REFROW register to one (the REF field is simultaneously set to the next bank and row to be refreshed). As a result, most of the RDRAM's circuitry is disabled, although its memory must still be refreshed. This is accomplished by pulsing the SIN input with a cycle time of tCYCLE or less. This is illustrated in Figure 25a.

Powerdown mode is exited when PWRUP packets are asserted for a time tPWRUP on the Command wire. The internal clocking logic will begin locking to the external clock. After a time of tLOCK the RDRAM will be in Enable mode, ready for the next REQ packet. This is illustrated in Figure 22c.

Refresh

Memory refresh (when not in Powerdown) uses a one octabyte broadcast memory write with the following REQ field values.

```
OP5..0 0010012      A35..3 DEV : 0..0 (unused)
AUTO 1              BNK : next bank
ACTV 1              ROW : next row
PEND 000/001/010   COL : 0.0 (unused)
M7..0 00000002     REGSEL : 0
```


The transaction format for memory refresh is shown in Figure 23a. The transaction may be noninterleaved or interleaved (if interleaved, the PEND field must be properly filled). The transaction causes the requested row of the requested bank of all RDRAMs to be activated and then auto-precharged. This transaction must be repeated at intervals of tREF/(NBNK / NROW), where NBNK and NROW are the number of banks and rows in the RDRAM. This interval will be the same for the different RDRAM configurations. For each refresh transaction, the bank and row field of A35..A3 must be incremented, with the bank field changing most often so the tRAS, MAX parameter is not exceeded.

Current Control


The transaction format for current control is shown in Figure 23b. This transaction is encoded as a directed register read operations, and is repeated at intervals of tCCTRL/NDEV, where NDEV is the number of devices on the channel. This will maintain the optimal current control value.

```
OP5..0 000110z     A35..3 DEV : next device
AUTO 0              BNK : 0..0 (unused)
ACTV 0              ROW : 0..0 (unused)
PEND 000            COL : 00000101z
M7..0 00000002     REGSEL : 0
```


After a tLOCK, a series of 64 or these current control transactions must be directed to each device on the Channel to establish the optimal current control value.



(a) RESET PACKET FOR INITIALIZATION




(b) CKE PACKET FOR SUSPEND-TO-ENABLE POWER MODE TRANSITION




(c) PWRUP PACKET FOR POWERDOWN-TO-ENABLE POWER MODE TRANSITION

Figure 22 : Transactions using RESET,CKE,and PWRUP Packets

4



(a) REFRESH TRANSACTION



(b) CURRENT CONTROL TRANSACTION

Figure 23 : Refresh and Current Control Transactions

Due to the nature of the current control operation, a delay of 4 BusClks may be needed before and after the current control transaction.

If the request immediately before the current control request is a write request, there should be a 4 BusClks (1 Syncclk) delay between the end of write data and the beginning of the RDRAM current control request (see * in Figure 23b). If the request immediately before the current control request is a read request, no delay is required.

If the current control data is followed by a request using the MODE register address, there must be a 4 BusClks (1 Syncclk) delay between the end of current control data transport and the subsequent requests using the MODE register address (see ** in Figure 23b). Any other request may immediately follow the current control data transport.

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{I,ABS}	Voltage applied to any RSL pin with respect to Gnd	-0.3	V _{DD,MAX} +0.3	V
V _{I,CMOS,ABS}	Voltage applied to any CMOS pin with respect to Gnd	-0.3	V _{DD} +0.3	V
V _{DD,ABS}	Voltage on VDD with respect to Gnd	-0.3	V _{DD,MAX} +1.0	V
T _{J,ABS}	Junction temperature under bias	-55	125	°C
T _{STORE}	Storage temperature	-55	125	°C

Thermal Parameters

Symbol	Parameter and Conditions	Min	Max	Unit
T _J	Junction operating temperature	0	100	°C
θ _{JC}	Junction-to-Case thermal resistance		5	°C/Watt

Capacitance

Symbol	Parameter and Conditions	Min	Max	Unit
C _I	RSL input parasitic capacitance	1.6	2.0	pF
L _I	RSL input parasitic inductance		2.7	nH
C _{I,CMOS}	CMOS input parasitic capacitance		8	pF

IDD-Supply Current Profile

Mode	Description	Min	Max	Unit
Powerdown	Device shut down, clock unlocked		5.0	mA
Suspend	Device inactive;clock locked but suspended		155	mA
Enable	Device active,clock locked and Enabled		330	mA
READ	Device reading column data		490	mA
WRITE	Device writing column data		465	mA
ACTV/Enable	Device evaluating REQ packet and activating row in bank		330	mA
ACTV/READ	Device reading column data in bank 1 and activating row in bank 2		565	mA
ACTV/WRITE	Device writing column data in bank 1 and activating row in bank 2		570	mA

Note. Under condition V_{dd} = 3.45V, t_{CYCLE} = 3.33ns

4

Recommended Electrical Conditions

Symbol	Parameter and Conditions	Min	Max	Unit
V _{DD} ,V _{DDA}	Supply voltage 3.3 volt version	3.15	3.45	V
V _{REF}	Reference voltage	1.9	V _{DD} -0.8	V
V _{IL}	RSL input low voltage ^b	V _{REF} -0.35	V _{REF} -0.8	V
V _{IH}	RSL input high voltage ^b	V _{REF} +0.35	V _{REF} +0.8	V
V _{IL,CMOS}	CMOS input low voltage	-0.5	0.8	V
V _{IH,CMOS}	CMOS input high voltage	1.8	V _{DD} +0.5	V

Electrical Characteristics

Symbol	Parameter and Conditions	Min	Max	Unit
I _{REF}	V _{REF} current @ V _{REF,MAX}	-10	10	μA
I _{OH}	RSL output high current @ (0≤V _{OUT} ≤V _{DD})	-10	10	μA
I _{NONE(manual)}	RSL IOL current @ V _{OUT} =1.6V @ C[5:0]=000000(010) ^a	0.0	0.0	mA
I _{ALL (manual)}	RSL IOL current @ V _{OUT} =1.6V @ C[5:0]=111111(6310) ^a	30.0	80.0	mA
I _{I,CMOS}	CMOS input leakage current @ (0≤V _{I,CMOS} ≤V _{DD})	-10.0	10.0	μA
V _{OL,CMOS}	CMOS output voltage @ I _{OL,CMOS} =1.0mA	0.0	0.4	V
V _{OH,CMOS}	CMOS output high voltage @ I _{OH,CMOS} =-0.25mA	2.0	V _{DD}	V

a. In manual-calibration mode this is the value written into the C[5:0] field of the Mode register to produce the indicated IOL value. Values of IOL in between the I_{NONE} and I_{ALL} are produced by interpolating C[5:0] to intermediate values. For example, C[5:0]=011111(3110) produces an IOL in the range of 15 to 40 mA.

b. IOL of BusData outputs is set at 30mA when BusEnable pin VIH/VIL value is measured.


Recommended Timing Conditions

Symbol	Parameter	Min	Max	Unit
tCR, tCF	TXCLK and RXCLK input rise and fall times	0.3	0.8	ns
tCYCLE	TXCLK and RXCLK cycle times	- A60	3.33	4.15
		- A67	3.00	4.15
tTICK	Transfer time per bit per pin (this timing interval is synthesized by the RDRAM's clock generator)	0.5	0.5	tCYCLE
tCH, tCL	TXCLK and RXCLK high and low times	45%	55%	tCYCLE
tTR	TXCLK-RXCLK differential	0	0.7	tCYCLE
tPACKET	Transfer time for REQ,DIN,DOUT,COL,WSTRB, WTERM,RSTRB,RTERM,CKE,PWRUP and RESET packets	4	4	tCYCLE
tDR,tDF	DQ/ADDRESS/COMMAND input rise and fall times	0.3	0.6	ns
tS	DQ/ADDRESS/COMMAND-to-RXCLK setup time	0.35		ns
tH	RXCLK-to-DQ/ADDRESS/COMMAND hold time	0.35		ns
tREF	Refresh interval		17	ms
tSCYCLE	Powerdown refresh cycle time	0.4	16.6	us
tSL	Powerdown refresh low time	0.2	10	us
tSH	Powerdown refresh high time	0.2	10	us
tCTRL	Current control interval		150	ms
tRAS	RAS interval (time a row may stay activated)		133	us
tLOCK	RDRAM clock-locking time for reset or powerup		5	us

4

Timing Characteristics

Symbol	Parameter	Min	Max	Unit
tPIO	SIn-to-SOut delay @CLOAD,CMOS=40pF		25	ns
tQ	DQ output time	- 0.4	0.4	ns
tQR, tQF	DQ output rise and fall times	0.3	0.5	ns




Where :

$$VOH,MIN = VTERM,MIN$$


$$VOL,MAX = VTERM,MIN - Z_0 * (IOL,MIN)$$

(a) RSL Transition (Rise/Fall) Timing

(b) RSL Clock Timing




(c) RSL Input (Receive) Timing



(d) RSL Output (Transmit) Timing

Figure 24 : RSL Timing Parameters



(a) SIN/SOUT Timing

4

Figure 25 : SIN/SOUT Timing

Timing Characteristics

Unit : tCYCLE

Symbol and Figure	Parameter	Min	Max
tCAC-Figure 9,10	Column Access time. May overlap tRCD, tRP or tRPA to another bank	6 ^a 7 ^b	
tCC -Figure 9,10	Column Cycle time. May overlap tRCD,tRP or tRPA to another bank	4	
tRCD-Figure 9,10	Row to Column Delay. May overlap tCAC or tCC to another bank	8	
tRP -Figure 9,10	Row Precharge time. May overlap tRP, tCAC or tCC to another bank	8	
tRPA-Figure 9,10	Row Precharge Auto. May overlap tRPA, tCAC or tCC to another bank	8	
tRAC-Figure 9,10	Row Access time (tRAC=tRCD+tCAC).	15	
tRC -Figure 9,10	Row Cycle time (tRC=tRP+tRCD+tCAC).	23	
tRSR-Figure 9a	Start of REQ(READ) to start of RSTRB packet for Read transaction	2	
tASR-Figure 9b	Start of REQ(ACTV/READ) to start of RSTRB packet for Read transaction	11	
tPSR-Figure 9c	Start of REQ(PRE/ACTV/READ) to start of RSTRB packet for Read transaction	19	
tCDR-Figure 9abc	Start of COL packet to start of DOUT packet for Read transaction	12	12
tSDR-Figure 9abc	Start of RSTRB packet to start DOUT packet for Read transaction	8	8
tTDR-Figure 9abc	Start of RIERM packet to end of DOUT packet for Read transaction	12	12
tWSW-Figure 10a	Start of REQ(WRITE) to start of WSTRB packet for Write transaction	0	
tASW-Figure 10b	Start of REQ(ACTV/WRITE)to start of WSTRB packet for Write transaction	5	
tPSW-Figure 10c	Start of REQ(PRE/ACTV/WRITE)to start of WSTRB packet for Write transaction	13	
tCDW-Figure 10abc	Start of COL packet to start of DIN packet for Write transaction	8	8
tSDW-Figure 10abc	Start of WSTRB packet to start of DIN packet for Write transaction	4	4
tTDW-Figure 10abc	Start of WIERM packet to end of DIN packet for Write transaction	4	4
tRESET-Figure 22c	Length of RESET packets to cause RDRAM to reset	800ns	
tCKE-Figure 22b	Start of CKE packet to start of REQ packet for Suspend-to-Enable	4	7
tPWRUP-Figure 22c	Length of PWRUP packet to cause Powerdown-to-Enable	8	8
tWREG-Figure 15b	End of DIN packet for WREG transaction to start of next REQ packet	16	

a. For READ, WRITE commands

b. For ACTV/READ, ACTV/WRITE, PRE/ACTV/READ, PRE/ACTV/WRITE commands

Mechanical Drawings

The RDRAM is available in both horizontal and vertical surface mount plastic packages.
 Dimensions for the Horizontal surface mount plastic package are shown below.




Figure 26 : SHP-32 Package

The next figure shows the footprint of the SHP-32 package.
 Plane R-R is the electrical reference plane of the device on the center line of the SMT pads.




Figure 27 : SHP-32 Footprint

This table summarizes the values of the package and footprint dimensions.

Table 4 : SHP-32 Package Dimensions

Symbol	Parameter	Min	Max	Unit
Pin e	Pin pitch	0.65	0.65	mm
Pkg D	Package width	24.9	25.3	mm
Pkg A	Package total height	12.9	13.1	mm
Pkg E	Package thickness	-	1.7	mm
Pad b3	SMT pad width	0.30	0.40	mm
Pad l1	SMT pad length	1.2	1.4	mm
Sup Dp	Support pad outer pitch	22.75	22.75	mm
Pad O	SMT pad offset	12.5	12.5	mm