

Document No.	853-0126
ECN No.	86487
Date of Issue	November 11, 1986
Status	Product Specification
Memory Products	

74S301

256-bit TTL bipolar RAM

DESCRIPTION

The 74S301 is a Read/Write memory array which features an Open-Collector output for optimization of word expansion in bused organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 Chip Enable inputs and PNP input transistors, which reduce input loading.

The additional feature of output blanking during Write (\overline{D}_O terminal High) permits \overline{D}_O and D_{IN} terminals to share a common I/O line to reduce system interconnections. These devices have fast Read access and Write cycle times, and thus are ideally suited in high-speed memory applications such as cache, buffers, scratch pads, writable control stores, etc.

Ordering codes are listed in the Ordering Information Table.


FEATURES

- Address access time: 50ns max
- Write cycle time: 55ns max
- Power dissipation: 1.5mW/bit typ
- Input loading: $-100\mu A$ max
- Output blanking during Write
- On-chip address decoding
- Schottky clamped
- TTL compatible
- Three Chip Enable inputs
- Output: Open-Collector


APPLICATIONS

- Buffer memory
- Writable control store
- Memory mapping
- Push down stack
- Scratch pad

PIN CONFIGURATION



BLOCK DIAGRAM



256-bit TTL bipolar RAM (256 × 1)

74S301

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Plastic Dual-In-Line 300mil-wide	N74S301 N
16-Pin Plastic Small Outline 300mil-wide	N74S301 D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	+7.0	V_{DC}
V_{IN}	Input voltage	+5.5	V_{DC}
V_{OUT}	Output voltage High (open collector)	+5.5	V_{DC}
T_{amb}	Operating temperature range	0 to +75	°C
T_{sig}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS ⁶	LIMITS			UNIT
			MIN	TYP ¹	MAX	
Input voltage²						
V_{IL}	Low	$V_{CC} = 4.75V$			0.8	V
V_{IH}	High	$V_{CC} = 5.25V$	2.0			V
V_{IC}	Clamp ³	$V_{CC} = 4.75V, I_{IN} = -12mA$		-1.0	-1.2	V
Output voltage²						
V_{OH}	High	$V_{CC} = 4.75V$ $I_{OH} = -3.2mA$	2.6			V
V_{OL}	Low ⁴	$I_{OL} = 16mA$		0.35	0.45	V
Input current						
I_{IL}	Low	$V_{CC} = 5.25V$				
I_{IH}	High	$V_{IL} = 0.45V$ $V_{IH} = 2.7V$			-100 25	μA μA
Output current						
I_{OLK}	Leakage ⁶	$V_{IH} = 2V, V_O = 5.5V$			40	μA
I_{OS}	Short circuit ⁷	$V_{CC} = \text{Max}, V_O = 0V$	-15		-70	mA
Supply current⁵						
I_{CC}		$V_{CC} = 5.25V, T_{amb} = +125^\circ C$		80	130	mA
Capacitance						
C_{IN}	Input	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$		5		pF
C_{OUT}	Output	$V_{OUT} = 2.0V$		8		pF

NOTES:

- All typical values are at $V_{CC} = 5V, T_{amb} = +25^\circ C$.
- All voltage values are with respect to network ground terminal.
- Test each input one at a time.
- Measured with a logic High stored. Output sink current is supplied through a resistor to V_{CC} .
- I_{CC} is measured with the Write Enable and Memory Enable inputs grounded, all other inputs at 0.45V, and the output open.
- Measured with V_{IH} applied to CE1, CE2, and CE3.
- Duration of the short-circuit should not exceed 1 second.

256-bit TTL bipolar RAM (256 × 1)

74S301

TRUTH TABLE

MODE	CE*	WE	D _{IN}	D _{OUT}
Read	0	1	X	Stored Data
Write "0"	0	0	0	1
Write "1"	0	0	1	1
Disable	1	X	X	1

* "0" = All CE inputs Low; "1" = One or more CE inputs High.
X = Don't care

AC ELECTRICAL CHARACTERISTICS


R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF, 0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				MIN	TYP ¹	MAX	
Access time							
t _{AA}	Address	Output	Address		40	50	ns
t _{CE}	Chip Enable	Output	Chip Enable		30	40	ns
Disable time²							
t _{CD}		Output	Chip Enable		30	40	ns
t _{WD}	Valid time	Output	Write Enable		30	40	ns
Setup and hold time							
t _{WSA} ³	Setup time	Write Enable	Address	20	5		ns
t _{WHA}	Hold time	Write Enable	Address	5	0		ns
t _{WSD}	Setup time	Write Enable	Data in	40	30		ns
t _{WHD}	Hold time	Write Enable	Data in	5	0		ns
t _{WSC}	Setup time	Write Enable	CE	10	0		ns
t _{WHC}	Hold time	Write Enable	CE	5	0		ns
Pulse width⁴							
t _{WP} ⁵	Write Enable			30	15		ns


NOTES:

1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
2. Measured at a delta of 0.5V from the logic level with R₁ = 750Ω, R₂ = 750Ω and C_L = 5pF.
3. Measured with minimum t_{WP}.
4. Minimum required to guarantee a Write into the slowest bit.
5. Measured with minimum t_{WSA}.

TEST LOAD CIRCUIT




VOLTAGE WAVEFORMS



256-bit TTL bipolar RAM (256 × 1)

74S301

TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

SYMBOL	PARAMETER
t _{CE}	Delay between beginning of Chip Enable Low (with Address valid) and when Data Output becomes valid.
t _{CD}	Delay between when Chip Enable becomes High and Data Output is in Off-State.
t _{AA}	Delay between beginning of valid Address (with Chip Enable Low) and when Data Output becomes valid.
t _{WSC}	Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
t _{WHD}	Required delay between end of Write Enable pulse and end of valid input data.
t _{WDP}	Width of Write Enable pulse.
t _{WSA}	Required delay between beginning of valid Address and beginning of Write Enable pulse.
t _{WSD}	Required delay between beginning of valid Data Input and end of Write Enable pulse.
t _{WD}	Delay between beginning of Write Enable pulse and when Data Output reflects complement of Data Input.
t _{WHC}	Required delay between end of Write Enable pulse and end of Chip Enable.
t _{WHA}	Required delay between end of Write Enable pulse and end of valid Address.