



## CMOS 16-Bit Slice



|                                             |            | <b>CY7C9101–30</b><br><b>CY7C9101–35</b> | <b>CY7C9101–40</b><br><b>CY7C9101–45</b> |
|---------------------------------------------|------------|------------------------------------------|------------------------------------------|
| Minimum Clock Cycle (ns)                    | Commercial | 30                                       | 40                                       |
|                                             | Military   | 35                                       | 45                                       |
| Maximum Operating Current<br>at 10 MHz (mA) | Commercial | 60                                       | 60                                       |
|                                             | Military   | 85                                       | 85                                       |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|                                               |                  |
|-----------------------------------------------|------------------|
| Storage Temperature                           | – 65°C to +150°C |
| Ambient Temperature with Power Applied        | – 55°C to +125°C |
| Supply Voltage to Ground Potential            | – 0.5V to +7.0V  |
| DC Voltage Applied to Outputs in High Z State | – 0.5V to +7.0V  |
| DC Input Voltage                              | – 3.0V to +7.0V  |
| Output Current into Outputs (LOW)             | 30 mA            |

|                            |                                         |
|----------------------------|-----------------------------------------|
| Static Discharge Voltage   | >2001V<br>(Per MIL-STD-883 Method 3015) |
| Latch-Up Current (Outputs) | >200 mA                                 |

## Operating Range

| Range                   | Ambient Temperature | V <sub>CC</sub> |
|-------------------------|---------------------|-----------------|
| Commercial              | 0°C to +70°C        | 5V ±10%         |
| Military <sup>[1]</sup> | – 55°C to +125°C    | 5V ±10%         |

Note:

1. T<sub>A</sub> is the “instant on” case temperature.

## Pin Definitions

| Signal Name                          | I/O | Description                                                                                                                                                                                                                                                                                                              |
|--------------------------------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A <sub>3</sub> – A <sub>0</sub>      | I   | RAM Address A. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) A port.                                                                                                                                                                                         |
| B <sub>3</sub> – B <sub>0</sub>      | I   | RAM Address B. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) B port. When data is written back to the register file, this is the destination address.                                                                                                        |
| I <sub>8</sub> – I <sub>0</sub>      | I   | Instruction Word. This 9-bit word is decoded to determine the ALU data sources (I <sub>0</sub> , 1, 2), the ALU operation (I <sub>3</sub> , 4, 5), and the data to be written to the Q register or register file (I <sub>6</sub> , 7, 8).                                                                                |
| D <sub>15</sub> – D <sub>0</sub>     | I   | Direct Data Input. This 16-bit data word may be selected by the I <sub>0</sub> , 1, 2 lines as an input to the ALU.                                                                                                                                                                                                      |
| Y <sub>15</sub> – Y <sub>0</sub>     | O   | Data Output. These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latch, as determined by the code on the I <sub>6</sub> , 7, 8 lines.                                                                                                                   |
| $\overline{OE}$                      | I   | Output Enable. This is an active LOW input that controls the Y <sub>15</sub> – Y <sub>0</sub> outputs. A HIGH level on this signal places the output drivers at the high-impedance state.                                                                                                                                |
| CP                                   | I   | Clock. The LOW level of CP is used to write data to the RAM register file. A HIGH level of CP writes data from the dual-port RAM to the A and B latches. The operation of the Q register is similar; data is entered into the master latch on the LOW level of CP and transferred from master to slave during CP = HIGH. |
| Q <sub>15</sub><br>RAM <sub>15</sub> | I/O | These two lines are bidirectional and are controlled by I <sub>6</sub> , 7, 8. They are three-state output drivers connected to the TTL-compatible CMOS inputs.                                                                                                                                                          |

| Signal Name                                     | I/O | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-------------------------------------------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q <sub>15</sub><br>RAM <sub>15</sub><br>(cont.) | I/O | Output Mode: When the destination code on lines I <sub>6</sub> , 7, 8 indicates a left shift (UP) operation, the three-state outputs are enabled and the MSB of the Q register is output on the Q <sub>15</sub> pin and likewise, the MSB of the ALU output (F <sub>15</sub> ) is output on the RAM <sub>15</sub> pin.<br><br>Input Mode: When the destination code indicates a right shift (DOWN), the pins are the data inputs to the MSB of the Q register and the MSB of the RAM, respectively. |
| Q <sub>0</sub><br>RAM <sub>0</sub>              | I/O | These two lines are bidirectional and function similarly to the Q <sub>15</sub> and RAM <sub>15</sub> lines. The Q <sub>0</sub> and RAM <sub>0</sub> lines are the LSB of the Q register and the RAM.                                                                                                                                                                                                                                                                                               |
| C <sub>n</sub>                                  | I   | Carry In. The carry in to the internal ALU.                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| C <sub>n</sub> + 16                             | O   | Carry Out. The carry out from the internal ALU.                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| $\overline{G}$ , $\overline{P}$                 | O   | Carry Generate, Carry Propagate. Outputs from the ALU that may be used to perform a carry look-ahead operation over the 16 bits of the ALU.                                                                                                                                                                                                                                                                                                                                                         |
| OVR                                             | O   | Overflow. This signal is the logical exclusive-OR of the carry in and the carry out of the MSB of the ALU. This indicates when the result of the ALU operation has exceeded the capacity of the ALU's two's complement number range.                                                                                                                                                                                                                                                                |
| F = 0                                           | O   | Zero Detect. Open drain output that goes HIGH when the data on outputs (F <sub>15</sub> – F <sub>0</sub> ) are all LOW. It indicates that the result of an ALU operation is zero (positive logic assumed).                                                                                                                                                                                                                                                                                          |
| F <sub>15</sub>                                 | O   | Sign. The MSB of the ALU output.                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |





## Description of Architecture (continued)

### Conventional Addition and Pass-Increment/Decrement

When the carry in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation. In logical operations, the carry in ( $C_n$ ) will not affect the ALU output.

Table 1. ALU Source Operand Control

| Mnemonic | Micro Code     |                |                |            | ALU Source Operands |   |
|----------|----------------|----------------|----------------|------------|---------------------|---|
|          | I <sub>2</sub> | I <sub>1</sub> | I <sub>0</sub> | Octal Code | R                   | S |
| AQ       | L              | L              | L              | 0          | A                   | Q |
| AB       | L              | L              | H              | 1          | A                   | B |
| ZQ       | L              | H              | L              | 2          | O                   | Q |
| ZB       | L              | H              | H              | 3          | O                   | B |
| ZA       | H              | L              | L              | 4          | O                   | A |
| DA       | H              | L              | H              | 5          | D                   | A |
| DQ       | H              | H              | L              | 6          | D                   | Q |
| DZ       | H              | H              | H              | 7          | D                   | O |

### Subtraction

Recall that in two's complement integer coding  $-1$  is equal to all ones, and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e.,  $TWC = ONC + 1$ . In Table 6 the symbol  $-Q$  represents the two's complement of  $Q$ , so the one's complement of  $Q$  is then  $-Q - 1$ .

Table 2. ALU Function Control

| Mnemonic | Micro Code     |                |                |            | ALU Function    | Symbol                  |
|----------|----------------|----------------|----------------|------------|-----------------|-------------------------|
|          | I <sub>5</sub> | I <sub>4</sub> | I <sub>3</sub> | Octal Code |                 |                         |
| ADD      | L              | L              | L              | 0          | R Plus S        | $R + S$                 |
| SUBR     | L              | L              | H              | 1          | S Minus R       | $S - R$                 |
| SUBS     | L              | H              | L              | 2          | R Minus S       | $R - S$                 |
| OR       | L              | H              | H              | 3          | R OR S          | $R \vee S$              |
| AND      | H              | L              | L              | 4          | R AND S         | $R \wedge S$            |
| NOTRS    | H              | L              | H              | 5          | $\bar{R}$ AND S | $\bar{R} \wedge S$      |
| XOR      | H              | H              | L              | 6          | R XOR S         | $R \nabla S$            |
| XNOR     | H              | H              | H              | 7          | R XNOR S        | $\overline{R \nabla S}$ |

6

LOGIC

Table 3. ALU Destination Control


| Mnemonic | Micro Code     |                |                |            | RAM Function |                | Q-Reg. Function |                | Y Output | RAM Shifter      |                   | Q Shifter       |                  |
|----------|----------------|----------------|----------------|------------|--------------|----------------|-----------------|----------------|----------|------------------|-------------------|-----------------|------------------|
|          | I <sub>8</sub> | I <sub>7</sub> | I <sub>6</sub> | Octal Code | Shift        | Load           | Shift           | Load           |          | RAM <sub>0</sub> | RAM <sub>15</sub> | Q <sub>0</sub>  | Q <sub>15</sub>  |
| QREG     | L              | L              | L              | 0          | X            | None           | None            | $F \nabla Q$   | F        | X                | X                 | X               | X                |
| NOP      | L              | L              | H              | 1          | X            | None           | X               | None           | F        | X                | X                 | X               | X                |
| RAMA     | L              | H              | L              | 2          | None         | $F \nabla B$   | X               | None           | A        | X                | X                 | X               | X                |
| RAMF     | L              | H              | H              | 3          | None         | $F \nabla B$   | X               | None           | F        | X                | X                 | X               | X                |
| RAMQD    | H              | L              | L              | 4          | DOWN         | $F/2 \nabla B$ | DOWN            | $Q/2 \nabla Q$ | F        | F <sub>0</sub>   | IN <sub>15</sub>  | Q <sub>0</sub>  | IN <sub>15</sub> |
| RAMD     | H              | L              | H              | 5          | DOWN         | $F/2 \nabla B$ | X               | None           | F        | F <sub>0</sub>   | IN <sub>15</sub>  | Q <sub>0</sub>  | X                |
| RAMQU    | H              | H              | L              | 6          | UP           | $2F \nabla B$  | UP              | $2Q \nabla Q$  | F        | IN <sub>0</sub>  | F <sub>15</sub>   | IN <sub>0</sub> | Q <sub>15</sub>  |
| RAMU     | H              | H              | H              | 7          | UP           | $2F \nabla B$  | X               | None           | F        | IN <sub>0</sub>  | F <sub>15</sub>   | X               | Q <sub>15</sub>  |

X = Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output that is in the high-impedance state.

A = Register addressed by A inputs.

B = Register addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.

**Description of Architecture (continued)**

**Figure 3. ALU**
**Table 4. Source Operand and ALU Function Matrix**

| Octal<br>I <sub>543</sub> | I <sub>210</sub> Octal                                | 0                  | 1                  | 2         | 3         | 4         | 5                  | 6                  | 7         |
|---------------------------|-------------------------------------------------------|--------------------|--------------------|-----------|-----------|-----------|--------------------|--------------------|-----------|
|                           | ALU Source                                            | A                  | A                  | O         | O         | O         | D                  | D                  | D         |
|                           | ALU Function                                          | Q                  | B                  | Q         | B         | A         | A                  | Q                  | O         |
| 0                         | C <sub>n</sub> = L<br>R plus S<br>C <sub>n</sub> = H  | A + Q              | A + B              | Q         | B         | A         | D + A              | D + Q              | D         |
|                           |                                                       | A + Q + 1          | A + B + 1          | Q + 1     | B + 1     | A + 1     | D + A + 1          | D + Q + 1          | D + 1     |
| 1                         | C <sub>n</sub> = L<br>S minus R<br>C <sub>n</sub> = H | Q - A - 1          | B - A - 1          | Q - 1     | B - 1     | A - 1     | A - D - 1          | Q - D - 1          | - D - 1   |
|                           |                                                       | Q - A              | B - A              | Q         | B         | A         | A - D              | Q - D              | - D       |
| 2                         | C <sub>n</sub> = L<br>R minus S<br>C <sub>n</sub> = H | A - Q - 1          | A - B - 1          | - Q - 1   | - B - 1   | - A - 1   | D - A - 1          | D - Q - 1          | D - 1     |
|                           |                                                       | A - Q              | A - B              | - Q       | - B       | - A       | D - A              | D - Q              | D         |
| 3                         | R OR S                                                | A ∨ Q              | A ∨ B              | Q         | B         | A         | D ∨ A              | D ∨ Q              | D         |
| 4                         | R AND S                                               | A ∧ Q              | A ∧ B              | 0         | 0         | 0         | D ∧ A              | D ∧ Q              | 0         |
| 5                         | $\bar{R}$ AND S                                       | $\bar{A} \wedge Q$ | $\bar{A} \wedge B$ | Q         | B         | A         | $\bar{D} \wedge A$ | $\bar{D} \wedge Q$ | 0         |
| 6                         | R EX-OR S                                             | A ⊕ Q              | A ⊕ B              | Q         | B         | A         | D ⊕ A              | D ⊕ Q              | D         |
| 7                         | R EX-NOR S                                            | $\bar{A} \nabla Q$ | $\bar{A} \nabla B$ | $\bar{Q}$ | $\bar{B}$ | $\bar{A}$ | $\bar{D} \nabla A$ | $\bar{D} \nabla Q$ | $\bar{D}$ |

+ = Plus; - = Minus; ∨ = OR; ∧ = AND; ⊕ = EX-OR

Description of Architecture (continued)

Table 5. ALU Logic Mode Functions

| Octal<br>I <sub>543</sub> , I <sub>210</sub> | Group  | Function                |
|----------------------------------------------|--------|-------------------------|
| 40                                           | AND    | $A \wedge Q$            |
| 41                                           |        | $A \wedge B$            |
| 45                                           |        | $D \wedge A$            |
| 46                                           |        | $D \wedge Q$            |
| 30                                           | OR     | $A \vee Q$              |
| 31                                           |        | $A \vee B$              |
| 35                                           |        | $D \vee A$              |
| 36                                           |        | $D \vee Q$              |
| 60                                           | XOR    | $A \nabla Q$            |
| 61                                           |        | $A \nabla B$            |
| 65                                           |        | $D \nabla A$            |
| 66                                           |        | $D \nabla Q$            |
| 70                                           | XNOR   | $\overline{A \nabla Q}$ |
| 71                                           |        | $\overline{A \nabla B}$ |
| 75                                           |        | $\overline{D \nabla A}$ |
| 76                                           |        | $\overline{D \nabla Q}$ |
| 72                                           | INVERT | $\overline{Q}$          |
| 73                                           |        | $\overline{B}$          |
| 74                                           |        | $\overline{A}$          |
| 77                                           |        | $\overline{D}$          |
| 62                                           | PASS   | Q                       |
| 63                                           |        | B                       |
| 64                                           |        | A                       |
| 67                                           |        | D                       |
| 32                                           | PASS   | Q                       |
| 33                                           |        | B                       |
| 34                                           |        | A                       |
| 37                                           |        | D                       |
| 42                                           | "ZERO" | 0                       |
| 43                                           |        | 0                       |
| 44                                           |        | 0                       |
| 47                                           |        | 0                       |
| 50                                           | MASK   | $\overline{A} \wedge Q$ |
| 51                                           |        | $\overline{A} \wedge B$ |
| 55                                           |        | $\overline{D} \wedge A$ |
| 56                                           |        | $\overline{D} \wedge Q$ |

Table 6. ALU Arithmetic Mode Functions



| Octal<br>I <sub>543</sub> , I <sub>210</sub> | C <sub>n</sub> = 0 (LOW) |           | C <sub>n</sub> = 1 (HIGH) |           |
|----------------------------------------------|--------------------------|-----------|---------------------------|-----------|
|                                              | Group                    | Function  | Group                     | Function  |
| 00                                           | ADD                      | A + Q     | ADD plus<br>one           | A + Q + 1 |
| 01                                           |                          | A + B     |                           | A + B + 1 |
| 05                                           |                          | D + A     |                           | D + A + 1 |
| 06                                           |                          | D + Q     |                           | D + Q + 1 |
| 02                                           | PASS                     | Q         | Increment                 | Q + 1     |
| 03                                           |                          | B         |                           | B + 1     |
| 04                                           |                          | A         |                           | A + 1     |
| 07                                           |                          | D         |                           | D + 1     |
| 12                                           | Decrement                | Q - 1     | PASS                      | Q         |
| 13                                           |                          | B - 1     |                           | B         |
| 14                                           |                          | A - 1     |                           | A         |
| 27                                           |                          | D - 1     |                           | D         |
| 22                                           | 1's Comp.                | - Q - 1   | 2's Comp.<br>(Negate)     | - Q       |
| 23                                           |                          | - B - 1   |                           | - B       |
| 24                                           |                          | - A - 1   |                           | - A       |
| 17                                           |                          | - D - 1   |                           | - D       |
| 10                                           | Subtract<br>(1's Comp.)  | Q - A - 1 | Subtract<br>(2's Comp.)   | Q - A     |
| 11                                           |                          | B - A - 1 |                           | B - A     |
| 15                                           |                          | A - D - 1 |                           | A - D     |
| 16                                           |                          | Q - D - 1 |                           | Q - D     |
| 20                                           |                          | A - Q - 1 |                           | A - Q     |
| 21                                           |                          | A - B - 1 |                           | A - B     |
| 25                                           |                          | D - A - 1 |                           | D - A     |
| 26                                           |                          | D - Q - 1 |                           | D - Q     |

**Electrical Characteristics** Over Commercial and Military Operating Range<sup>[2]</sup>
 $V_{CC}$  Min. = 4.5V,  $V_{CC}$  Max. = 5.5V

| Parameter                   | Description                                 | Test Conditions                                                                                                    | Min.       | Max.     | Unit          |
|-----------------------------|---------------------------------------------|--------------------------------------------------------------------------------------------------------------------|------------|----------|---------------|
| $V_{OH}$                    | Output HIGH Voltage                         | $V_{CC} = \text{Min.}$ , $I_{OH} = -3.4 \text{ mA}$<br>All Outputs Except F = 0                                    | 2.4        |          | V             |
| $V_{OL}$                    | Output LOW Voltage                          | $V_{CC} = \text{Min.}$ , $I_{OL} = 16 \text{ mA}$                                                                  |            | 0.4      | V             |
| $V_{IH}$                    | Input HIGH Voltage                          |                                                                                                                    | 2.0        | $V_{CC}$ | V             |
| $V_{IL}$                    | Input LOW Voltage                           |                                                                                                                    | -3.0       | 0.8      | V             |
| $I_{IX}$                    | Input Leakage Current                       | $V_{SS} \leq V_{IN} \leq V_{CC}$ , $V_{CC} = \text{Max.}$                                                          | -10        | 10       | $\mu\text{A}$ |
| $I_{OH}$                    | Output HIGH Current                         | $V_{CC} = \text{Min.}$ , $V_{OH} = 2.4\text{V}$<br>All Outputs Except F = 0                                        | -3.4       |          | mA            |
| $I_{OL}$                    | Output LOW Current                          | $V_{CC} = \text{Min.}$ , $V_{OL} = 0.4\text{V}$                                                                    | 16         |          | mA            |
| $I_{OZ}$                    | Output Leakage Current                      | $V_{CC} = \text{Max.}$                                                                                             |            | +40      | $\mu\text{A}$ |
|                             |                                             | $V_{OUT} = V_{SS}$ to $V_{CC}$                                                                                     | -40        |          | $\mu\text{A}$ |
| $I_{SC}$                    | Output Short Circuit Current <sup>[3]</sup> | $V_{CC} = \text{Max.}$ , $V_{OUT} = 0\text{V}$<br>All Outputs Except F = 0                                         |            | -85      | mA            |
| $I_{CC}(Q_1)^{[4]}$         | Supply Current (Quiescent)                  | $V_{SS} \leq V_{IN} \leq V_{IL}$ or<br>$V_{IH} \leq V_{IN} \leq V_{CC}$ ; $\overline{OE} = \text{HIGH}$            | Commercial | 30       | mA            |
|                             |                                             |                                                                                                                    | Military   | 35       | mA            |
| $I_{CC}(Q_2)^{[4]}$         | Supply Current (Quiescent)                  | $V_{SS} \leq V_{IN} \leq 0.4\text{V}$ or<br>$3.85\text{V} \leq V_{IN} \leq V_{CC}$ ; $\overline{OE} = \text{HIGH}$ | Commercial | 25       | mA            |
|                             |                                             |                                                                                                                    | Military   | 30       | mA            |
| $I_{CC}(\text{Max.})^{[4]}$ | Supply Current                              | $V_{CC} = \text{Max.}$ , $f_{CLK} = 10 \text{ MHz}$ ;<br>$\overline{OE} = \text{HIGH}$                             | Commercial | 60       | mA            |
|                             |                                             |                                                                                                                    | Military   | 85       | mA            |

**Capacitance<sup>[5]</sup>**

| Parameter | Description        | Test Conditions                                                            | Max. | Unit |
|-----------|--------------------|----------------------------------------------------------------------------|------|------|
| $C_{IN}$  | Input Capacitance  | $T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ ,<br>$V_{CC} = 5.0\text{V}$ | 8    | pF   |
| $C_{OUT}$ | Output Capacitance |                                                                            | 10   | pF   |

**Output Loads Used for AC Performance Characteristics<sup>[6, 7]</sup>**

**All Outputs Except Open Drain**

**Open Drain (F = 0)**
**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- Two quiescent figures are given for different input voltage ranges. To calculate  $I_{CC}$  at any given frequency, use  $I_{CC}(Q_1) + I_{CC}(AC)$  where  $I_{CC}(Q_1)$  is shown above and  $I_{CC}(AC) = (3 \text{ mA/MHz}) \times \text{Clock Frequency}$  for the commercial temperature.  $I_{CC}(AC) = (5 \text{ mA/MHz}) \times \text{Clock Frequency}$  for military temperature range.
- Tested initially and after any design or process changes that may affect these parameters.
- $C_L = 50 \text{ pF}$  includes scope probe, wiring, and stray capacitance.
- $C_L = 5 \text{ pF}$  for output disable tests.

Table 7. Logic Functions for CARRY and OVERFLOW Conditions

| I <sub>543</sub> | Function               | $\bar{P}$                                                                    | $\bar{G}$                                                                    | $C_n + 16$ | OVR                  |
|------------------|------------------------|------------------------------------------------------------------------------|------------------------------------------------------------------------------|------------|----------------------|
| 0                | R + S                  | $\bar{P}_0 - P_{15}$                                                         | $\bar{G}_{15} + P_{15}G_{14} + P_{15}P_{14}G_{13} + \dots + P_1 - P_{15}G_0$ | $C_{16}$   | $C_{16} \vee C_{15}$ |
| 1                | S - R                  | Same as R + S equations, but substitute $\bar{R}_i$ for $R_i$ in definitions |                                                                              |            |                      |
| 2                | R - S                  | Same as R + S equations, but substitute $\bar{S}_i$ for $S_i$ in definitions |                                                                              |            |                      |
| 3                | R ∨ S                  | HIGH                                                                         | HIGH                                                                         | LOW        | LOW                  |
| 4                | R ∧ S                  |                                                                              |                                                                              |            |                      |
| 5                | $\bar{R} \wedge S$     |                                                                              |                                                                              |            |                      |
| 6                | $\bar{R} \vee \bar{S}$ |                                                                              |                                                                              |            |                      |
| 7                | R ≠ S                  |                                                                              |                                                                              |            |                      |

**Definitions (+ = OR)**

$P_0 - P_{15} = P_{15}P_{14}P_{13}P_{12}P_{11}P_{10}P_9P_8P_7P_6P_5P_4P_3P_2P_1P_0$   
 $P_0 = R_0 + S_0$   
 $P_1 = R_1 + S_1$   
 $P_2 = R_2 + S_2$   
 $P_3 = R_3 + S_3$ , etc.

$G_0 - G_{15} = G_{15}G_{14}G_{13}G_{12}G_{11}G_{10}G_9G_8G_7G_6G_5G_4G_3G_2G_1G_0$   
 $G_0 = R_0S_0$   
 $G_1 = R_1S_1$   
 $G_2 = R_2S_2$   
 $G_3 = R_3S_3$ , etc.  
 $C_{16} = G_{15} + P_{15}G_{14} + P_{15}P_{14}G_{13} + \dots + P_0 - P_{15}C_n$   
 $C_{15} = G_{14} + P_{14}G_{13} + P_{14}P_{13}G_{12} + \dots + P_0 - P_{14}C_n$

**CY7C9101-30 and CY7C9101-40 Guaranteed Commercial Range AC Performance Characteristics**

The tables below specify the guaranteed AC performance of these devices over the commercial (0°C to 70°C) operating temperature range with  $V_{CC}$  varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See the Electrical Characteristics section for loading circuit information.

**Cycle Time and Clock Characteristics**

| CY7C9101                                                                   | -30    | -40    |
|----------------------------------------------------------------------------|--------|--------|
| Read-Modify-Write Cycle (from selection of A, B registers to end of cycle) | 30 ns  | 40 ns  |
| Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)        | 33 MHz | 25 MHz |
| Minimum Clock LOW Time                                                     | 20 ns  | 25 ns  |
| Minimum Clock HIGH Time                                                    | 10 ns  | 15 ns  |
| Minimum Clock Period                                                       | 30 ns  | 40 ns  |

This data applies to parts with the following numbers:

CY7C9101-30PC   CY7C9101-30JC   CY7C9101-30GC   CY7C9101-40PC   CY7C9101-40JC  
 CY7C9101-40GC

**Combinatorial Propagation Delays ( $C_L = 50$  pF)<sup>[8]</sup>**

| To Output              | Y  |    | F <sub>15</sub> |    | C <sub>n</sub> + 16 |    | $\bar{G}, \bar{P}$ |    | F = 0 |    | OVR |    | RAM <sub>0</sub>  |    | Q <sub>0</sub>  |    |
|------------------------|----|----|-----------------|----|---------------------|----|--------------------|----|-------|----|-----|----|-------------------|----|-----------------|----|
| From Input             | Y  |    | F <sub>15</sub> |    | C <sub>n</sub> + 16 |    | $\bar{G}, \bar{P}$ |    | F = 0 |    | OVR |    | RAM <sub>15</sub> |    | Q <sub>15</sub> |    |
| Speed (ns)             | 30 | 40 | 30              | 40 | 30                  | 40 | 30                 | 40 | 30    | 40 | 30  | 40 | 30                | 40 | 30              | 40 |
| A, B Address           | 37 | 47 | 36              | 47 | 35                  | 44 | 32                 | 41 | 35    | 46 | 32  | 42 | 32                | 40 | —               | —  |
| D                      | 29 | 34 | 28              | 34 | 25                  | 32 | 25                 | 30 | 29    | 36 | 21  | 26 | 27                | 33 | —               | —  |
| C <sub>n</sub>         | 22 | 27 | 22              | 27 | 20                  | 25 | —                  | —  | 22    | 26 | 22  | 26 | 24                | 30 | —               | —  |
| I <sub>012</sub>       | 32 | 40 | 32              | 40 | 30                  | 38 | 28                 | 36 | 34    | 42 | 26  | 32 | 27                | 35 | —               | —  |
| I <sub>345</sub>       | 34 | 43 | 33              | 42 | 33                  | 42 | 27                 | 35 | 34    | 40 | 32  | 42 | 29                | 38 | —               | —  |
| I <sub>678</sub>       | 19 | 22 | —               | —  | —                   | —  | —                  | —  | —     | —  | —   | —  | 22                | 26 | 22              | 26 |
| A Bypass ALU (I = 2XX) | 25 | 30 | —               | —  | —                   | —  | —                  | —  | —     | —  | —   | —  | —                 | —  | —               | —  |
| Clock (LOW to HIGH)    | 31 | 40 | 30              | 39 | 30                  | 38 | 27                 | 34 | 28    | 37 | 34  | 34 | 27                | 35 | 20              | 23 |

Note:

8. A dash indicates a propagation delay path or set-up time constraint does not exist.

### Set-Up and Hold Times Relative to Clock (CP) Input<sup>[8]</sup>

|                                                                         | CP:  |    |                                     |                  |                                      |                    |                                   |    |
|-------------------------------------------------------------------------|----------------------------------------------------------------------------------------|----|-------------------------------------|------------------|--------------------------------------|--------------------|-----------------------------------|----|
|                                                                         | Set-Up Time<br>Before H $\downarrow$ L                                                 |    | Hold Time<br>After H $\downarrow$ L |                  | Set-Up Time<br>Before L $\uparrow$ H |                    | Hold Time<br>After L $\uparrow$ H |    |
| Speed (ns)                                                              | 30                                                                                     | 40 | 30                                  | 40               | 30                                   | 40                 | 30                                | 40 |
| A, B Source Address                                                     | 10                                                                                     | 15 | 3 <sup>[9]</sup>                    | 3 <sup>[9]</sup> | 30 <sup>[10]</sup>                   | 40 <sup>[10]</sup> | 0                                 | 0  |
| B Destination Address                                                   | 10                                                                                     | 15 | Do Not Change <sup>[11]</sup>       |                  |                                      |                    | 0                                 | 0  |
| Data                                                                    | —                                                                                      | —  | —                                   | —                | 22                                   | 28                 | 0                                 | 0  |
| C <sub>n</sub>                                                          | —                                                                                      | —  | —                                   | —                | 16                                   | 22                 | 0                                 | 0  |
| I <sub>0, 1, 2</sub>                                                    | —                                                                                      | —  | —                                   | —                | 26                                   | 35                 | 0                                 | 0  |
| I <sub>3, 4, 5</sub>                                                    | —                                                                                      | —  | —                                   | —                | 29                                   | 37                 | 0                                 | 0  |
| I <sub>6, 7, 8</sub>                                                    | 10                                                                                     | 12 | Do Not Change <sup>[11]</sup>       |                  |                                      |                    | 0                                 | 0  |
| RAM <sub>0</sub> , RAM <sub>15</sub> , Q <sub>0</sub> , Q <sub>15</sub> | —                                                                                      | —  | —                                   | —                | 11                                   | 14                 | 0                                 | 0  |

### Output Enable/Disable Times

Output disable tests performed with C<sub>L</sub> = 5 pF and measured to 0.5V change of output voltage level.

| Device      | Input           | Output | Enable | Disable |
|-------------|-----------------|--------|--------|---------|
| CY7C9101–30 | $\overline{OE}$ | Y      | 18     | 16      |
| CY7C9101–40 | $\overline{OE}$ | Y      | 22     | 19      |

#### Notes:

- Source addresses must be stable prior to the clock HIGH-to-LOW transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- The set-up time prior to the clock LOW-to-HIGH transition is to allow time for data to be accessed, passed through the ALU, and returned to

the RAM. It includes all the time from stable A and B addresses to the clock LOW-to-HIGH transition, regardless of when the clock HIGH-to-LOW transition occurs.

- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase “do not change.”

## CY7C9101–35 and CY7C9101–45 Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the military (– 55°C to +125°C) operating temperature range with  $V_{CC}$  varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See the Electrical Characteristics section for loading circuit information.

This data applies to parts with the following numbers:

CY7C9101–35DMB CY7C9101–35LMB CY7C9101–35GMB  
CY7C9101–45DMB CY7C9101–45LMB CY7C9101–45GMB

## Combinatorial Propagation Delays ( $C_L = 50$ pF)<sup>[2, 8]</sup>

| To Output              | Y  |    | F <sub>15</sub> |    | C <sub>n</sub> + 16 |    | $\bar{G}, \bar{P}$ |    | F = 0 |    | OVR |    | RAM <sub>0</sub>  |    | Q <sub>0</sub>  |    |
|------------------------|----|----|-----------------|----|---------------------|----|--------------------|----|-------|----|-----|----|-------------------|----|-----------------|----|
| From Input             | Y  |    | F <sub>15</sub> |    | C <sub>n</sub> + 16 |    | $\bar{G}, \bar{P}$ |    | F = 0 |    | OVR |    | RAM <sub>15</sub> |    | Q <sub>15</sub> |    |
| Speed (ns)             | 35 | 45 | 35              | 45 | 35                  | 45 | 35                 | 45 | 35    | 45 | 35  | 45 | 35                | 45 | 35              | 45 |
| A, B Address           | 41 | 52 | 40              | 51 | 38                  | 48 | 37                 | 45 | 40    | 48 | 36  | 46 | 36                | 43 | —               | —  |
| D                      | 31 | 37 | 31              | 36 | 29                  | 36 | 28                 | 32 | 33    | 40 | 23  | 32 | 30                | 35 | —               | —  |
| C <sub>n</sub>         | 25 | 30 | 24              | 29 | 23                  | 27 | —                  | —  | 24    | 29 | 23  | 27 | 26                | 31 | —               | —  |
| I <sub>012</sub>       | 36 | 44 | 35              | 43 | 33                  | 41 | 31                 | 38 | 38    | 46 | 29  | 38 | 30                | 38 | —               | —  |
| I <sub>345</sub>       | 38 | 48 | 37              | 47 | 37                  | 46 | 31                 | 38 | 38    | 45 | 36  | 45 | 33                | 41 | —               | —  |
| I <sub>678</sub>       | 21 | 24 | —               | —  | —                   | —  | —                  | —  | —     | —  | —   | —  | 24                | 28 | 24              | 28 |
| A Bypass ALU (I = 2XX) | 28 | 33 | —               | —  | —                   | —  | —                  | —  | —     | —  | —   | —  | —                 | —  | —               | —  |
| Clock (LOW to HIGH)    | 35 | 44 | 34              | 43 | 34                  | 42 | 30                 | 37 | 34    | 40 | 28  | 38 | 30                | 37 | 21              | 25 |

## Set-Up and Hold Times Relative to Clock (CP) Input<sup>[2, 8]</sup>

|                                                                         | CP:                                 |    |                                  |                  |                                     |                    |                                  |    |
|-------------------------------------------------------------------------|-------------------------------------|----|----------------------------------|------------------|-------------------------------------|--------------------|----------------------------------|----|
|                                                                         | Set-Up Time Before H $\downarrow$ L |    | Hold Time After H $\downarrow$ L |                  | Set-Up Time Before L $\downarrow$ H |                    | Hold Time After L $\downarrow$ H |    |
| Speed (ns)                                                              | 35                                  | 45 | 35                               | 45               | 35                                  | 45                 | 35                               | 45 |
| A, B Source Address                                                     | 12                                  | 17 | 3 <sup>[9]</sup>                 | 3 <sup>[9]</sup> | 35 <sup>[10]</sup>                  | 45 <sup>[10]</sup> | 0                                | 0  |
| B Destination Address                                                   | 12                                  | 17 | Do Not Change <sup>[11]</sup>    |                  |                                     |                    | 1                                | 1  |
| D                                                                       | —                                   | —  | —                                | —                | 25                                  | 30                 | 0                                | 0  |
| C <sub>n</sub>                                                          | —                                   | —  | —                                | —                | 19                                  | 24                 | 0                                | 0  |
| I <sub>012</sub>                                                        | —                                   | —  | —                                | —                | 30                                  | 37                 | 0                                | 0  |
| I <sub>345</sub>                                                        | —                                   | —  | —                                | —                | 33                                  | 40                 | 0                                | 0  |
| I <sub>678</sub>                                                        | 12                                  | 16 | Do Not Change <sup>[11]</sup>    |                  |                                     |                    | 0                                | 0  |
| RAM <sub>0</sub> , RAM <sub>15</sub> , Q <sub>0</sub> , Q <sub>15</sub> | —                                   | —  | —                                | —                | 13                                  | 15                 | 1                                | 1  |

## Output Enable/Disable Times<sup>[2]</sup>

Output disable tests performed with  $C_L = 5$  pF and measured to 0.5V change of output voltage level.

| Device      | Input      | Output | Enable | Disable |
|-------------|------------|--------|--------|---------|
| CY7C9101–35 | $\bar{OE}$ | Y      | 20     | 17      |
| CY7C9101–45 | $\bar{OE}$ | Y      | 23     | 20      |


## Cycle Time and Clock Characteristics<sup>[2]</sup>

| CY7C9101                                                                   | –35    | –45    |
|----------------------------------------------------------------------------|--------|--------|
| Read-Modify-Write Cycle (from selection of A, B registers to end of cycle) | 35 ns  | 45 ns  |
| Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)        | 28 MHz | 22 MHz |
| Minimum Clock LOW Time                                                     | 23 ns  | 28 ns  |
| Minimum Clock HIGH Time                                                    | 12 ns  | 17 ns  |
| Minimum Clock Period                                                       | 35 ns  | 45 ns  |

## Applications

### Minimum Cycle Time Calculations for 16-Bit Systems

Speed used in calculations for parts other than CY7C9101 and CY7C910 are representative for available MSI parts.




7C9101-10

Pipelined System, Add Without Simultaneous Shift

| Data Loop |                             |       | Control Loop |                  |       |
|-----------|-----------------------------|-------|--------------|------------------|-------|
| CY7C245   | Clock to Output             | 12    | CY7C245      | Clock to Output  | 12    |
| CY7C901   | A, B to Y, $C_n + 16$ , OVR | 37    | MUX          | Select to Output | 12    |
| Register  | Set-Up                      | 4     | CY7C910      | CC to Output     | 22    |
|           |                             | 53 ns | CY7C245      | Access Time      | 20    |
|           |                             |       |              |                  | 66 ns |

Minimum Clock Period = 66 ns



7C9101-11


Pipelined System, Simultaneous Add and Shift Down (Right)

| Data Loop   |                               |       | Control Loop |                  |       |
|-------------|-------------------------------|-------|--------------|------------------|-------|
| CY7C245     | Clock to Output               | 12    | CY7C245      | Clock to Output  | 12    |
| CY7C9101    | A, B to Y, $C_n + 16$ , OVR   | 37    | MUX          | Select to Output | 12    |
| XOR and MUX | Prop. Delay, Select to Output | 20    | CY7C910      | CC to Output     | 22    |
| CY7C9101    | RAM <sub>15</sub> Set-Up      | 11    | CY7C245      | Access Time      | 20    |
|             |                               | 80 ns |              |                  | 66 ns |

Minimum Clock Period = 80 ns


## Typical DC and AC Characteristics

**NORMALIZED SUPPLY CURRENT  
vs. SUPPLY VOLTAGE**




SUPPLY VOLTAGE (V)

**NORMALIZED SUPPLY CURRENT  
vs. AMBIENT TEMPERATURE**




AMBIENT TEMPERATURE ( $^\circ\text{C}$ )

**OUTPUT SOURCE CURRENT  
vs. VOLTAGE**




OUTPUT VOLTAGE (V)

**OUTPUT SINK CURRENT  
vs. OUTPUT VOLTAGE**




OUTPUT VOLTAGE (V)

**NORMALIZED FREQUENCY  
vs. AMBIENT TEMPERATURE**




AMBIENT TEMPERATURE ( $^\circ\text{C}$ )

**OUTPUT SINK CURRENT  
vs. OUTPUT VOLTAGE**




OUTPUT VOLTAGE (V)

**TYPICAL OUTPUT DELAY  
CHANGE vs. OUTPUT LOADING**



**NORMALIZED  $I_{CC}$  vs. FREQUENCY**



7C9101-12

### Ordering Information

| Speed (ns) | Ordering Code  | Package Name | Package Type                        | Operating Range |
|------------|----------------|--------------|-------------------------------------|-----------------|
| 30         | CY7C9101-30GC  | G68          | 68-Pin PGA (Cavity Down)            | Commercial      |
|            | CY7C9101-30JC  | J81          | 68-Lead Plastic Leaded Chip Carrier |                 |
|            | CY7C9101-30PC  | P29          | 64-Lead (900-Mil) Molded DIP        |                 |
| 35         | CY7C9101-35DMB | D30          | 64-Lead (900-Mil) Bottombraze       | Military        |
|            | CY7C9101-35GMB | G68          | 68-Pin PGA (Cavity Down)            |                 |
|            | CY7C9101-35LMB | L81          | 68-Square Leadless Chip Carrier     |                 |
| 40         | CY7C9101-40GC  | G68          | 68-Pin PGA (Cavity Down)            | Commercial      |
|            | CY7C9101-40JC  | J81          | 68-Lead Plastic Leaded Chip Carrier |                 |
|            | CY7C9101-40PC  | P29          | 64-Lead (900-Mil) Molded DIP        |                 |
| 45         | CY7C9101-45DMB | D30          | 64-Lead (900-Mil) Bottombraze       | Military        |
|            | CY7C9101-45GMB | G68          | 68-Pin PGA (Cavity Down)            |                 |
|            | CY7C9101-45LMB | L81          | 68-Square Leadless Chip Carrier     |                 |

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

#### DC Characteristics

| Parameter             | Subgroups |
|-----------------------|-----------|
| $V_{OH}$              | 1, 2, 3   |
| $V_{OL}$              | 1, 2, 3   |
| $V_{IH}$              | 1, 2, 3   |
| $V_{IL}$ Max.         | 1, 2, 3   |
| $I_{IX}$              | 1, 2, 3   |
| $I_{OZ}$              | 1, 2, 3   |
| $I_{SC}$              | 1, 2, 3   |
| $I_{CC}(Q_1)$         | 1, 2, 3   |
| $I_{CC}(Q_2)$         | 1, 2, 3   |
| $I_{CC}(\text{Max.})$ | 1, 2, 3   |

#### Combinational Propagation Delays

| Parameter                                         | Subgroups       |
|---------------------------------------------------|-----------------|
| From A, B Address to Y                            | 7, 8, 9, 10, 11 |
| From A, B Address to $F_{15}$                     | 7, 8, 9, 10, 11 |
| From A, B Address to $C_n + 16$                   | 7, 8, 9, 10, 11 |
| From A, B Address to $\overline{G}, \overline{P}$ | 7, 8, 9, 10, 11 |
| From A, B Address to $F = 0$                      | 7, 8, 9, 10, 11 |
| From A, B Address to OVR                          | 7, 8, 9, 10, 11 |
| From A, B Address to $RAM_{0,15}$                 | 7, 8, 9, 10, 11 |
| From D to Y                                       | 7, 8, 9, 10, 11 |
| From D to $F_{15}$                                | 7, 8, 9, 10, 11 |
| From D to $C_n + 16$                              | 7, 8, 9, 10, 11 |
| From D to $\overline{G}, \overline{P}$            | 7, 8, 9, 10, 11 |
| From D to $F = 0$                                 | 7, 8, 9, 10, 11 |
| From D to OVR                                     | 7, 8, 9, 10, 11 |
| From D to $RAM_{0,15}$                            | 7, 8, 9, 10, 11 |
| From $C_n$ to Y                                   | 7, 8, 9, 10, 11 |
| From $C_n$ to $F_{15}$                            | 7, 8, 9, 10, 11 |
| From $C_n$ to $C_n + 16$                          | 7, 8, 9, 10, 11 |

#### Combinational Propagation Delays (continued)

| Parameter                                              | Subgroups       |
|--------------------------------------------------------|-----------------|
| From $C_n$ to $F = 0$                                  | 7, 8, 9, 10, 11 |
| From $C_n$ to OVR                                      | 7, 8, 9, 10, 11 |
| From $C_n$ to $RAM_{0,15}$                             | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to Y                                  | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to $F_{15}$                           | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to $C_n + 16$                         | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to $\overline{G}, \overline{P}$       | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to $F = 0$                            | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to OVR                                | 7, 8, 9, 10, 11 |
| From $I_{0,1,2}$ to $RAM_{0,15}$                       | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to Y                                  | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to $F_{15}$                           | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to $C_n + 16$                         | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to $\overline{G}, \overline{P}$       | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to $F = 0$                            | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to OVR                                | 7, 8, 9, 10, 11 |
| From $I_{3,4,5}$ to $RAM_{0,15}$                       | 7, 8, 9, 10, 11 |
| From $I_{6,7,8}$ to Y                                  | 7, 8, 9, 10, 11 |
| From $I_{6,7,8}$ to $RAM_{0,15}$                       | 7, 8, 9, 10, 11 |
| From $I_{6,7,8}$ to $Q_{0,15}$                         | 7, 8, 9, 10, 11 |
| From A Bypass ALU to Y ( $I = 2XX$ )                   | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to Y                            | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $F_{15}$                     | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $C_n + 16$                   | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $\overline{G}, \overline{P}$ | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $F = 0$                      | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to OVR                          | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $RAM_{0,15}$                 | 7, 8, 9, 10, 11 |
| From Clock LOW to HIGH to $Q_{0,15}$                   | 7, 8, 9, 10, 11 |

### Set-Up and Hold Times Relative to Clock (CP) Input

| Parameter                                                                                                       | Subgroups       |
|-----------------------------------------------------------------------------------------------------------------|-----------------|
| A, B Source Address<br>Set-Up Time Before H $\rightarrow$ L                                                     | 7, 8, 9, 10, 11 |
| A, B Source Address<br>Hold Time After H $\rightarrow$ L                                                        | 7, 8, 9, 10, 11 |
| A, B Source Address<br>Set-Up Time Before L $\rightarrow$ H                                                     | 7, 8, 9, 10, 11 |
| A, B Source Address<br>Hold Time After L $\rightarrow$ H                                                        | 7, 8, 9, 10, 11 |
| B Destination Address<br>Set-Up Time Before H $\rightarrow$ L                                                   | 7, 8, 9, 10, 11 |
| B Destination Address<br>Hold Time After H $\rightarrow$ L                                                      | 7, 8, 9, 10, 11 |
| B Destination Address<br>Set-Up Time Before L $\rightarrow$ H                                                   | 7, 8, 9, 10, 11 |
| B Destination Address<br>Hold Time After L $\rightarrow$ H                                                      | 7, 8, 9, 10, 11 |
| D Set-Up Time Before L $\rightarrow$ H                                                                          | 7, 8, 9, 10, 11 |
| D Hold Time After L $\rightarrow$ H                                                                             | 7, 8, 9, 10, 11 |
| C <sub>n</sub> Set-Up Time Before L $\rightarrow$ H                                                             | 7, 8, 9, 10, 11 |
| C <sub>n</sub> Hold Time After L $\rightarrow$ H                                                                | 7, 8, 9, 10, 11 |
| I <sub>012</sub> Set-Up Time Before L $\rightarrow$ H                                                           | 7, 8, 9, 10, 11 |
| I <sub>012</sub> Hold Time After L $\rightarrow$ H                                                              | 7, 8, 9, 10, 11 |
| I <sub>345</sub> Set-Up Time Before L $\rightarrow$ H                                                           | 7, 8, 9, 10, 11 |
| I <sub>345</sub> Hold Time After L $\rightarrow$ H                                                              | 7, 8, 9, 10, 11 |
| I <sub>678</sub> Set-Up Time Before H $\rightarrow$ L                                                           | 7, 8, 9, 10, 11 |
| I <sub>678</sub> Hold Time After H $\rightarrow$ L                                                              | 7, 8, 9, 10, 11 |
| I <sub>678</sub> Set-Up Time Before L $\rightarrow$ H                                                           | 7, 8, 9, 10, 11 |
| I <sub>678</sub> Hold Time After L $\rightarrow$ H                                                              | 7, 8, 9, 10, 11 |
| RAM <sub>0</sub> , RAM <sub>15</sub> , Q <sub>0</sub> , Q <sub>15</sub><br>Set-Up Time Before L $\rightarrow$ H | 7, 8, 9, 10, 11 |
| RAM <sub>0</sub> , RAM <sub>15</sub> , Q <sub>0</sub> , Q <sub>15</sub><br>Hold Time After L $\rightarrow$ H    | 7, 8, 9, 10, 11 |

Document #: 38-00017-D