

DALLAS

SEMICONDUCTOR

DS2229


Word-Wide 8 Meg SRAM Stik

T-46-23-14

FEATURES

- Organized as a high density 512K x 16 bit Stik™
- Fast access times – 85ns, 100ns, 120ns
- Unlimited write cycles
- Employs popular JEDEC standard 80-pin SIMM connector
- Full $\pm 10\%$ operating range
- Read cycle time equals write cycle time
- Ultra-low standby current < 20 μ A
- Suitable for battery-backed applications

PIN ASSIGNMENT



80-pin SIP Stik

DESCRIPTION

The DS2229 is a 8,388,608-bit low-power fully static Random Access Memory organized as a 524,888 word by 16 bits using CMOS technology. The device employs the popular JEDEC standard 80-pin SIMM connection scheme with no additional circuitry required. The device operates from a single power supply with a voltage input of 4.5 to 5.5 volts. The Chip Enable inputs ($\overline{CE0}$, $\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$) are used for device selection and can be

used in order to achieve the minimum standby current mode which facilitates battery backup. The device provides a fast access time of 85nS. The DS2229 maintains TTL levels over input voltage range 4.5V to 5.5V. The DS2229 is JEDEC pin compatible (see Figure 1) with flash EEPROM memory SIMM boards of similar density.

4

DALLAS SEMICONDUCTOR CORP 50E D ■ 2614130 0004781 8 ■ DAL


PIN DESCRIPTION Figure 1

PIN #	PIN NAME	PIN #	PIN NAME	PIN #	PIN NAME
1	GND	32	NC	63	DQ ₇
2	V _{CC}	33	NC	64	DQ ₆
3	NC	34	NC	65	DQ ₅
4	$\overline{\text{OE}}$	35	CS	66	DQ ₄
5	WEH	36	A ₁₆	67	DQ ₃
6	WEL	37	A ₁₅	68	DQ ₂
7	NC	38	A ₁₄	69	DQ ₁
8	NC	39	A ₁₃	70	DQ ₀
9	NC	40	A ₁₂	71	NC
10	NC	41	A ₁₁	72	V _{CC}
11	NC	42	A ₁₀	73	NC
12	NC	43	A ₉	74	GND
13	NC	44	A ₈	75	NC
14	NC	45	A ₇	76	GND
15	NC	46	A ₆	77	GND
16	NC	47	A ₅	78	
17	NC	48	A ₄	79	
18	NC	49	A ₃	80	GND
19	NC	50	A ₂		
20	NC	51	A ₁		
21	$\overline{\text{CE}}_3$	52	A ₀		
22	$\overline{\text{CE}}_2$	53	GND	PIN NAME	DESCRIPTION
23	$\overline{\text{CE}}_1$	54	GND	A ₀ - A ₁₆	Address Input
24	$\overline{\text{CE}}_0$	55	DQ ₁₅	WEL	Write Enable Input Low
25	GND	56	DQ ₁₄	WEH	Write Enable Input High
26	NC	57	DQ ₁₃	$\overline{\text{OE}}$	Output Enable Input
27	NC	58	DQ ₁₂	NC	No Connect
28	NC	59	DQ ₁₁	$\overline{\text{CE}}_0$ - $\overline{\text{CE}}_3$	Chip Enable Input
29	NC	60	DQ ₁₀	CS	Chip Select
30	NC	61	DQ ₉	DQ ₀ - DQ ₁₅	Data Input/Output
31	NC	62	DQ ₈	V _{CC}	+5 Volts
				GND	Ground

DS2229 STATIC RAM MODULE FUNCTION DIAGRAM Figure 2

T-46-23-14

4



DALLAS SEMICONDUCTOR CORP 50E D ■ 2614130 0004783 1 ■ DAL

ABSOLUTE MAXIMUM RATINGS*

Power Supply Voltage	-0.3V to +7.0V
Input, Input/Output Voltage	-0.3 to $V_{CC} + 0.3V$
Operating Temperature	0°C to +70°C
Storage Temperature	-55°C to 125°C

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

OPERATION MODE

MODE	$\overline{CE0} - \overline{CE3}$	CS	\overline{OE}	WE	A0 - A16	DQ - DQ15	POWER
READ	L	H	L	H	STABLE	DATA OUT	I_{CC0}
WRITE	L	H	X	L	STABLE	DATA IN	I_{CC0}
DESELECT	L	H	H	H	X	HIGH-Z	I_{CC0}
STANDBY	H	X	X	X	X	HIGH-Z	I_{CCS}
STANDBY	X	L	X	X	X	HIGH-Z	I_{CCS}

CAPACITANCE $(t_A = 25^\circ C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}		5	10	pF	
Input/Output Capacitance	C_{IO}		5	12	pF	

RECOMMENDED DC OPERATING CONDITIONS $(t_A = 0^\circ C \text{ to } +70^\circ C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V	
Input High Voltage	V_{IH}	2.0		$V_{CC} + 0.3$	V	
Input Low Voltage	V_{IL}	-0.3		0.8	V	
Data Retention Voltage	V_{DR}	2.0		5.5	V	

DC CHARACTERISTICS $(t_A = 0^\circ C \text{ to } +70^\circ C, V_{CC} = 5V \pm 10\%)$


PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Input Leakage Current	I_{IL}	$0V \leq V_{IN} \leq V_{CC}$		8	μA	
I/O Leakage Current	I_{LO}	$\overline{CE0} - \overline{CE3} = V_{IH}, 0V \leq V_{IO} \leq V_{CC}$		8	μA	
Output High Current	I_{OH}	$V_{OH} = 2.4V$	-1.0		mA	
Output Low Current	I_{OL}	$V_{OL} = 0.4V$	4.0		mA	
Standby Current	I_{CCS1}	$\overline{CE0} - \overline{CE3} = 2.0V, t_A = 25^\circ C$		8	μA	10
Standby Current	I_{CCS}	$\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.3V, t_A = 25^\circ C$		10	μA	10
Operating Current	I_{CC1}	$\overline{CE0} - \overline{CE3} = 0.8V, \text{Cycle} = 200nS, t_A = 25^\circ C$		60	mA	10

LOW VCC DATA RETENTION CHARACTERISTICS


 $(t_A = 0 \text{ to } +70^\circ\text{C})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITION
V_{CC} for Data Retention	V_{DR}	2.0	-	-	V	$\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.2V$, $CS \geq V_{CC} - 0.2V$ or $0V \leq CS \leq 0.2V$ $V_{IN} \geq 0V$
Data Retention Current	I_{CCDR}	-	1	8	μA	$V_{CC} = 3.0V$, $V_{IN} \geq 0V$ $\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.2V$, $CS \geq V_{CC} - 0.2V$ or $0V \leq CS \leq 0.2V$ $t_A = 25^\circ\text{C}$
Chip Deselect to Data Retention Time	t_{CDR}	0	-	-	ns	See Retention Waveform
Operation Recovery Time	t_R	5	-	-	ms	

4





LOW VCC DATA RETENTION TIMING WAVEFORM (1) ($\overline{CE0} - \overline{CE3}$ Controlled) Figure 3

LOW VCC DATA RETENTION TIMING WAVEFORM (2) (CS Controlled) Figure 4



NOTES:

1. CS controls address buffer, \overline{WE} buffer, $\overline{CE0} - \overline{CE3}$ buffer and \overline{OE} buffer and D_{IN} buffer. If CS controls data retention mode, V_{IN} levels (address, \overline{WE} , \overline{OE} , $\overline{CE0} - \overline{CE3}$, I/O) can be in the high impedance state. If $\overline{CE0} - \overline{CE3}$ controls data retention mode, CS must be $CS \geq V_{CC} - 0.2V$ or $0V \leq CS \leq 0.2V$. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

PRODUCT CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS READ CYCLE

(0°C to 70°C; $V_{CC} = 5V \pm 10\%$)

T-46-23-14

PARAMETER	SYMBOL	DS2229-85		DS2229-100		DS2229-120		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Read Cycle Time	t_{RC}	85		100		120		ns	
Access Time	t_{ACC}		85		100		120	ns	
\overline{OE} to Output Valid	t_{OE}		45		50		60	ns	
$\overline{CE0} - \overline{CE3}$ to Output Valid	t_{CO}		85		100		120	ns	
\overline{OE} or $\overline{CE0} - \overline{CE3}$ to Output In Low-Z	t_{COE}	10		10		10		ns	
Output High-Z from Deselection	t_{OD}	0	30	0	35	0	45	ns	
Output Hold from Address Change	t_{OH}	10		10		10		ns	


4

AC ELECTRICAL CHARACTERISTICS WRITE CYCLE

(0°C to 70°C; $V_{CC} = 5V \pm 10\%$)


PARAMETER	SYMBOL	DS2229-85		DS2229-100		DS2229-120		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write Cycle Time	t_{WC}	85		100		120		ns	
Write Pulse Width	t_{WP}	65		75		85		ns	
Address Setup Time	t_{AW}	0		0		0		ns	
Write Recovery Time	t_{WR}	10		10		15		ns	
Output High-Z from \overline{WE}	t_{ODW}	0	30	0	35	0	40	ns	
Output Active from \overline{WE}	t_{OEW}	5		5		5		ns	
Data Setup Time	t_{DS}	35		40		45		ns	
Data Hold Time from \overline{WE}	t_{DH}	0		0		0		ns	

READ CYCLE Figure 5



SEE NOTE 1


WRITE CYCLE1 Figure 6



SEE NOTES 2, 6, AND 7

WRITE CYCLE 2 Figure 7

T-46-23-14





SEE NOTES 2 AND 8

4

NOTES

- *1. A write occurs during the overlap of a low $\overline{CE0} - \overline{CE3}$, a high CS, and a low WE. A write begins at the latest transition among $\overline{CE0} - \overline{CE3}$ going low, CS going high, and WE going low. A write ends at the earliest transition among $\overline{CE0} - \overline{CE3}$ going high, CS going low and WE going high. t_{WP} is measured from the beginning of write to the end of write.
- *2. t_{CW} is measured from the later of $\overline{CE0} - \overline{CE3}$ going low or CS going high to the end of write.
- *3. t_{AS} is measured from the address valid to the beginning of write.
- *4. t_{WR} is measured from the earliest of $\overline{CE0} - \overline{CE3}$ or WE going high or CS going low to the end of write cycle.
- *5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
- *6. If $\overline{CE0} - \overline{CE3}$ goes low simultaneously with WE going low or after WE going low, the outputs remain in a high impedance state.
- *7. If $\overline{CE0} - \overline{CE3}$ is low and CS is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- *8. This parameter is sampled and not 100% tested.
- *9. This value is measured from CS going low to the end of write cycle.
- *10. Only one \overline{CE} active during any read or write cycle.

DS2229 80-PIN SIP STIK



DIM	MM
A IN.	4.650
MM	118.11
B IN.	4.384
MM	111.35
C IN.	0.714
MM	18.14
D IN.	0.400
MM	10.16
E IN.	0.25
MM	6.35
F IN.	0.540
MM	13.72
G IN.	0.130
MM	3.30
H IN.	0.714
MM	18.14
J IN.	0.314
MM	7.98