

KM44C268B

CMOS DRAM

T-46-23-15

**256K X 4 Bit CMOS Dynamic RAM with Static Column Mode
(Write Per Bit Mode)**

FEATURES

- Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KM44C268B- 7	70ns	20ns	130ns
KM44C268B- 8	80ns	20ns	150ns
KM44C268B-10	100ns	25ns	180ns

- Static Column Mode operation
- Write Per Bit Mode Capability
- CS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and output
- Early write or Output Enable Controlled Write
- Single +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC standard pinout
- Available In Plastic DIP, SOJ and ZIP

GENERAL DESCRIPTION


The Samsung KM44C268B is a high speed CMOS 262,144X4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

Static Column Mode Operation allows high speed random or sequential access within a row. The KM44C268B offers high performance while relaxing many critical system timing requirements for fast usable speed.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM44C268B is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)


• KM44C268BP

• KM44C268BJ



Pin Name	Pin Function
A0-A8	Address Inputs
RAS	Row Address Strobe
CS	Chip Select Input
WB/W	Write Per Bit/Read/Write Input
OE	Data Output Enable
W1/DQ1~ W4/DQ4	Write Select/Data In, Out
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection
N.L.	No Lead

• KM44C268BZ



KM44C268B

CMOS DRAM

T-46-23-15

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Value	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} +1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (\overline{RAS} , \overline{CS} , Address Cycling @ t _{RC} =min)	KM44C268B- 7	I _{CC1}	—	80	mA
	KM44C268B- 8		—	70	mA
	KM44C268B-10		—	60	mA
Standby Current ($\overline{RAS}=\overline{CS}=V_{IH}$)		I _{CC2}	—	2	mA
\overline{RAS} -Only Refresh Current* ($\overline{CS}=V_{IH}$, \overline{RAS} Cycling @ t _{RC} =min.)	KM44C268B- 7	I _{CC3}	—	80	mA
	KM44C268B- 8		—	70	mA
	KM44C268B-10		—	60	mA
Static Column Mode Current ($\overline{RAS}=\overline{CS}=V_{IL}$, Address cycline @ t _{SC} =min.)	KM44C268B- 7	I _{CC4}	—	65	mA
	KM44C268B- 8		—	55	mA
	KM44C268B-10		—	45	mA
Standby Current ($\overline{RAS}=\overline{CS}=V_{CC}-0.2V$)		I _{CC5}	—	1	mA
\overline{CS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CS} Cycling @ t _{RC} =min.)	KM44C268B- 7	I _{CC6}	—	80	mA
	KM44C268B- 8		—	70	mA
	KM44C268B-10		—	60	mA
Input Leakage Current (Any input 0≤V _{IN} ≤6.5V, all other pins not under test=0 volts)		I _{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, 0≤V _{OUT} ≤5.5V)		I _{OL}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)		V _{OH}	2.4	—	V
Output Low Voltage Level (I _{OL} =4.2mA)		V _{OL}	—	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified value are obtained with the output open. I_{CC} is specified as an average current.

KM44C268B

CMOS DRAM

CAPACITANCE ($T_A=25^\circ\text{C}$)

T-46-23-15

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A_0 - A_8 , D)	C_{IN1}	—	6	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$)	C_{IN2}	—	7	pF
Output Capacitance (DQ_1 - DQ_4)	C_{DQ}	—	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, See notes 1,2)

Parameter	Symbol	KM44C268B-7		KM44C268B-8		KM44C268B-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	130		150		180		ns	
Read-modify-write cycle time	t_{RWC}	185		205		245		ns	
Static column mode cycle time	t_{SC}	40		45		55		ns	
Static column mode read-modify-write cycle time	t_{SRWC}	100		110		135		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		70		80		100	ns	3,4,11
Access time from $\overline{\text{CS}}$	t_{CAC}		20		20		25	ns	3,4,5
Access time from column address	t_{AA}		35		40		50	ns	3,11
Access time from last write	t_{ALW}		65		75		95	ns	3,12
$\overline{\text{CS}}$ to output in Low-Z	t_{CLZ}	5		5		5		ns	3
Output buffer turn-off delaytime	t_{OFF}	0	25	0	25	0	30	ns	7
Output data hold time from column address	t_{AOH}	5		5		5		ns	
Output data enable time from $\overline{\text{W}}$	t_{OW}		45		50		70	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t_{RP}	50		60		70		ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ pulse width (static column mode)	t_{RASC}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ hold time	t_{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ hold time	t_{CSH}	70		80		100		ns	
$\overline{\text{CS}}$ pulse width	t_{CS}	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CS}}$ pulse width (static column mode)	t_{CSC}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	t_{RCD}	20	50	25	60	25	75	ns	4
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	35	20	40	20	50	ns	11
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		5		ns	
$\overline{\text{CS}}$ Precharge time (CBR mode)	t_{CPN}	10		10		10		ns	
$\overline{\text{CS}}$ precharge time (static column mode)	t_{CP}	10		10		10		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	15		20		20		ns	
Write address hold time referenced to $\overline{\text{RAS}}$	t_{AWR}	55		65		75		ns	6
Column address hold referenced to $\overline{\text{RAS}}$	t_{AR}	85		95		115		ns	

KM44C268B

CMOS DRAM

T-46-23-15

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM44C268B-7		KM44C268B-8		KM44C268B-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	35		40		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ rise	t _{AH}	10		10		10		ns	
Last write to column address delay time	t _{LWAD}	20	30	25	35	25	45	ns	
Last write to column address hold time	t _{AHLW}	65		75		95		ns	
Read command set-up time referenced to $\overline{\text{CS}}$	t _{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	t _{RCH}	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{WCH}	15		20		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t _{WCR}	55		65		75		ns	6
Write command pulse width	t _{WP}	15		20		20		ns	
Write command inactive time	t _{WI}	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20		20		25		ns	
Write command to $\overline{\text{CS}}$ lead time	t _{CWL}	20		20		25		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	15		20		20		ns	10
Data-in hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	55		65		75		ns	6
Refresh period (512 cycles)	t _{REF}		8		8		8	ms	
Write command set-up time	t _{WCS}	0		0		0		ns	8
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time (read modify write cycle)	t _{OWD}	50		50		60		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time (read modify write cycle)	t _{RWD}	100		110		135		ns	8
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	65		70		85		ns	8
$\overline{\text{CS}}$ setup time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ cycle)	t _{CSR}	10		10		10		ns	
$\overline{\text{CS}}$ hold time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh cycle)	t _{CHR}	30		30		30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ precharge time	t _{RPC}	10		10		10		ns	
$\overline{\text{CS}}$ precharge time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ counter test cycle)	t _{CPT}	35		40		50		ns	
$\overline{\text{RAS}}$ hold time reference to $\overline{\text{OE}}$	t _{ROH}	15		20		20		ns	
$\overline{\text{OE}}$ access time	t _{OEA}		20		20		25	ns	
$\overline{\text{OE}}$ to data delay	t _{OED}	20		20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	20		20		25		ns	
Write per bit set-up time	t _{WBS}	0		0		0		ns	
Write per bit hold time	t _{WBH}	10		15		15		ns	
Write per bit selection set-up time	t _{WDS}	0		0		0		ns	
Write per bit selection hold time	t _{WDH}	10		15		15		ns	



KM44C268B

CMOS DRAM


T-46-23-15

NOTES (Continued)

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
2. $V_{IH(\text{min})}$ and $V_{IL(\text{max})}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(\text{min})}$ and $V_{IL(\text{max})}$, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{\text{RCD}(\text{max})}$ limit insures that $t_{\text{RAC}(\text{max})}$ can be met. $t_{\text{RCD}(\text{max})}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}(\text{max})}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}(\text{max})}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}(\text{min})}$ and $t_{\text{RWD}} \geq t_{\text{RWD}(\text{min})}$ and $t_{\text{AWD}} \geq t_{\text{AWD}(\text{min})}$, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{\text{CS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
11. Operation within the $t_{\text{RAD}(\text{max})}$ limit insures that $t_{\text{RAC}(\text{max})}$ can be met. $t_{\text{RAD}(\text{max})}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}(\text{max})}$ limit, then access time is controlled by t_{AA} .
12. Operation within the $t_{\text{LWAD}(\text{max})}$ limit insures that $t_{\text{ALW}(\text{max})}$ can be met. $t_{\text{LWAD}(\text{max})}$ is specified as a reference point only. If t_{LWAD} is greater than the specified $t_{\text{LWAD}(\text{max})}$ limit, then access time is controlled by t_{AA} .

TIMING DIAGRAMS

READ CYCLE




KM44C268B


CMOS DRAM

T-46-23-15

TIMING DIAGRAMS (Continued)
WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (\overline{OE} CONTROLLED WRITE)



DON'T CARE




KM44C268B

CMOS DRAM


TIMING DIAGRAMS (Continued)

T-46-23-15

READ-MODIFY-WRITE CYCLE



STATIC COLUMN MODE READ CYCLE



KM44C268B


CMOS DRAM

T-46-23-15

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

NOTE: $\overline{WB}/\overline{W}$, \overline{OE} =Don't Care



CS-BEFORE-RAS REFRESH CYCLE

NOTE: $\overline{WB}/\overline{W}$, \overline{OE} , A=Don't Care



DON'T CARE


KM44C268B

CMOS DRAM

T-46-23-15

TIMING DIAGRAMS (Continued)

\overline{CS} -BEFORE- \overline{RAS} REFRESH COUNTER TEST CYCLE



KM44C268B

CMOS DRAM

T-46-23-15

DEVICE OPERATION

Device Operation

The KM44C268B contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C268B has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CS}}$) and the valid address inputs.

Operation of the KM44C268B begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CS}}$. This is the beginning of any KM44C268B cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

 $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ pulse widths are specified by $t_{\text{RAS}(\text{min})}$ and $t_{\text{CS}(\text{min})}$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C268B begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input ($\overline{\text{W}}$) high during a $\overline{\text{RAS}}/\overline{\text{CS}}$ cycle. The access time is normally specified with respect to the falling edge of $\overline{\text{RAS}}$. But the access time also depends on the falling edge of $\overline{\text{CS}}$ and on the valid column address transition.

If $\overline{\text{CS}}$ goes low before $t_{\text{RCD}(\text{max})}$ and if the column address is valid before $t_{\text{RAD}(\text{max})}$ then the access time to valid data is specified by $t_{\text{RAC}(\text{min})}$. However, if $\overline{\text{CS}}$ goes low after $t_{\text{RAD}(\text{max})}$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{\text{RAC}(\text{min})}$, it is necessary to meet both $t_{\text{RCD}(\text{max})}$ and $t_{\text{RAD}(\text{max})}$.

The KM44C268B has common data I/O pins. For this reason an output enable control input ($\overline{\text{OE}}$) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{OE}}$ must be low for

the period of time defined by t_{OEa} and t_{OEz} .

Write

The KM44C268B can perform early write, $\overline{\text{OE}}$ controlled write and read-modify-write cycles. Each of these write cycles is achieved by maintaining the write perbit/write enable ($\overline{\text{WB}}/\overline{\text{W}}$) input high at the falling edge of $\overline{\text{RAS}}$. If write-per-bit function is performed, $\overline{\text{WB}}/\overline{\text{W}}$ is kept low of the falling edge of $\overline{\text{RAS}}$. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{\text{W}}$, $\overline{\text{OE}}$ and $\overline{\text{CS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{\text{W}}$ or $\overline{\text{CS}}$ whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{\text{W}}$ low before $\overline{\text{CS}}$. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the $\overline{\text{OE}}$ input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing $\overline{\text{W}}$ low after $\overline{\text{CS}}$ and meeting the data sheet read-modify-write timing requirements. This output enable input ($\overline{\text{OE}}$) must be low during the time defined by t_{OEa} and t_{OEz} for data to appear at the outputs. If t_{OWD} and t_{RWD} are not met the output may contain invalid data. Conforming to the $\overline{\text{OE}}$ timing requirements prevents bus contention on the KM44C268B's DQ pins.

Write-Per-Bit

Write-per-bit function is performed in the write cycle, that is early write, $\overline{\text{OE}}$ controlled write, read-modify-write. Write-per-bit makes it possible selectively to write one or more of the four I/O pins. To perform write-per-bit function at the falling edge of $\overline{\text{RAS}}$ the write-per-bit/write enable ($\overline{\text{WB}}/\overline{\text{W}}$) is kept low and at the same time Mask data of input pins to write among 4 I/O pins must be in high. If I/O pins that Mask data is kept low, write operation is inhibited.

Data Output

The KM44C268B has a three state output buffer which are controlled by $\overline{\text{CS}}$ and $\overline{\text{OE}}$. When either $\overline{\text{CS}}$ or $\overline{\text{OE}}$ is high (V_{IH}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CS}}$. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden

KM44C268B**CMOS DRAM**

T-46-23-15

DEVICE OPERATION (Continued)

refresh). Each of the KM44C268B operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast page Mode Read, Static Column Mode Read-Modify-Write.

Hi-Z Output State: Early Write, $\overline{\text{RAS}}$ -only Refresh, Static Column Mode Write, $\overline{\text{CS}}$ only cycle.

Indeterminate Output State: Delayed Write (t_{cwd} or t_{rwd} are not met)

Refresh

The data in the KM44C268B is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. There are several ways to accomplish this.

$\overline{\text{RAS}}$ -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with $\overline{\text{RAS}}$ while $\overline{\text{CS}}$ remains high. This cycle must be repeated for each of the 512 row addresses, (A_0 - A_9).

$\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ Refresh: The KM44C268B has $\overline{\text{CS}}$ before- $\overline{\text{RAS}}$ on-chip refresh capability that eliminates the need for external refresh address. If $\overline{\text{CS}}$ is held low for the specified set up time (t_{CS}) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the $\overline{\text{CS}}$ active time and cycling $\overline{\text{RAS}}$. The KM44C268B hidden refresh cycle is actually a $\overline{\text{CS}}$ before- $\overline{\text{RAS}}$ refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C268B by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general $\overline{\text{RAS}}$ -only or $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh is the preferred method.

 $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. The cycle begins as a $\overline{\text{CS}}$ before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the row address bits A_0 through A_9 are supplied by the on-chip refresh counter. The A_9 bit is set low internally.

Static Column Mode

Static column mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM.

A static column mode read cycle starts as a normal cycle. Additional cells within the selected row are read by applying a new column address while $\overline{\text{W}}=V_{\text{IH}}$ and $\overline{\text{RAS}}=V_{\text{IL}}$.

A static column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while $\overline{\text{RAS}}=V_{\text{IL}}$ and toggling either $\overline{\text{W}}$ or $\overline{\text{CS}}$. The data is written into the cell triggered by the latter falling edge of $\overline{\text{W}}$ or $\overline{\text{CS}}$.

Power-up

If $\overline{\text{RAS}}=V_{\text{SS}}$ during power-up, the KM44C268B could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 200 μsec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C268B inputs act like unterminated transmission lines resulting in significant positive and negative overshoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to



KM44C268B**CMOS DRAM**

T-46-23-15

DEVICE OPERATION (Continued)

the KM44C268B input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM44C268B using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C268B and they supply much of the current used by the KM44C268B during cycling.

In addition, a large tantalum capacitor with a value of 47 μ F to 100 μ F should be used for bulk decoupling to recharge the 0.1 μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS**20-LEAD PLASTIC DUAL IN-LINE PACKAGE**

Units: Inches (Millimeters)



KM44C268B



CMOS DRAM

T-46-23-15

PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

