HIGH-SPEED **CMOS LOGIC**

TYPES SN54HC4022, SN74HC4022 OCTAL COUNTERS/DIVIDERS

D2831, MARCH 1984

- Carry-Out Output for Cascading
- Divide-by-N Counting
- DC Clock Input Circuit Allows Slow Rise
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'HC4022 is a four-stage divide-by-8 Johnson counter with eight decoded outputs and a carry-out bit. High-speed operation and spikefree outputs are obtained by use of the Johnson octal counter configuration.


The eight decoded outputs are normally low and go high only at their respective octal time periods. A high signal on CLR asynchronously clears the octal counter and sets the carry output and YO high. With CLKEN low, the count is advanced on a low-to-high transition at CLK. Alternatively, if CLK is high, the count is advanced on a high-to-low transition at CLKEN. Each decoded output remains high for one full clock cycle. The carry output CO is high while YO, Y1, Y2, or Y3 is high, then is low while Y4, Y5, Y6, or Y7 is high.

The SN54HC4022 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC4022 is characterized for operation from -40°C to 85°C.

SN54HC4022 . . . J PACKAGE SN74HC4022 . . . J OR N PACKAGE




SN54HC4022 . . . FH OR FK PACKAGE SN74HC4022 . . . FH OR FN PACKAGE (TOP VIEW)




NC-No internal connection

logic symbol




Pin numbers shown are for J and N packages.



Pin numbers shown are for J and N packages.

typical clear, count, and inhibit sequences



TEXAS INSTRUMENTS

ADVANCE INFORMATION

maximum ratings, recommended operating conditions, and electrical characteristics

See Table IV, page 2-10.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	TA = 25°C		SN54HC4022		SN74HC4022		
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Clock frequency	2 V	0	6	0	4.2	0	5	
fclock		4.5 V	0	31	0	21	0	25	MHz
		6 V	0	36	0	25	0	29	
	Pulse duration, CLK high or low, CLKEN high or low, or CLR high	2 V	80		120		100	·	
tw		4.5 V	16		24		20		ns
		6 V	14		20		17		
t _{su}	Setup time, CLKEN low or CLR inactive	2 V	50		75		65		
		4.5 V	10		15		13		ns
		6 V	9		13		11		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	vcc	TA = 25°C		SN54HC4022		SN74HC4022			
PARAMETER				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	10		4.2		5		Γ
f _{max}			4.5 V	31	50		21		25		MHz
		<u> </u>	6 V	36	55		25		29		1
			2 V		70	230		345		290	
^t pd	CLK or CLR	Any Y	4.5 V		24	46		69		58	ns
	1.		6 V	İ	20	39		59		49	
		СО	2 V		60	230		345		290	
^t pd	CLK or CLR		4.5 V		19	46		69		58	ns
			6 V		16	39		59		49	i
		1	2 V		38	75		110		95	
t _t		Any	4.5 V		8	15		22		19	ns
	Į.	1	6 V		6	13		19		16	

_		· · · · · · · · · · · · · · · · · · ·		
	€ _{pd}	Power dissipation capacitance per counter	No load, T _A = 25 °C	100 pF typ

NOTE 1: For load circuit and voltage waveforms, see page 1-14.