

**Signetics**

Document No.	853-0029
ECN No.	98991
Date of issue	March 1, 1990
Status	Product Specification
FAST Products	

# FAST 74F604 Latch

## Dual Octal Latch (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F604	7.5ns	75mA

### FEATURES

- High Impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Stores 16-bit-wide Data Inputs, multiplexed 8-bit outputs
- 3-state outputs
- Power supply current 75mA typical

### DESCRIPTION

The 74F604 multiplexed latch is ideal for storing data from two input buses, A or B, and providing data from either the A or B latches to the output bus. Organized as 8-bit A and B latches, the latch outputs are connected by pairs to eight 2-input multiplexers. A Select (SELECT A/B) input determines whether the A or B latch contents are multiplexed to the eight 3-state outputs. Data entered from the B inputs are selected when SELECT A/B is Low; data from the A inputs are selected when SELECT A/B is High. Data enters

### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
28-Pin Plastic DIP	N74F604N
28-Pin Plastic SOL	N74F604D

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	Data inputs	1.0/0.033	20µA/20µA
SELECT A/B	Select input	1.0/0.033	20µA/20µA
LE	Latch Enable Input (active Low)	1.0/0.033	20µA/20µA
Q <sub>0</sub> -Q <sub>7</sub>	Data outputs	150/40	3mA/24mA

**NOTE:**


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

the latches when the Latch Enable ( $\overline{LE}$ ) input is Low and is latched on the  $\overline{LE}$  rising edge. The outputs are enabled when  $\overline{LE}$  is High and disabled when  $\overline{LE}$  is Low.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)



Latch

FAST 74F604

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OUTPUTS
A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> -B <sub>7</sub>	SELECT A/B	LE	Q <sub>0</sub> -Q <sub>7</sub>
A data	B data	L	↑	B data
A data	B data	H	↑	A data
X	X	X	L	Z
X	X	L	H	B latched data
X	X	H	H	A latched data

- H = High voltage level
- L = Low voltage level
- X = Don't care
- Z = High impedance "off" state
- ↑ = Low-to-High transition

Latch

FAST 74F604

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SELECT A/B to Q <sub>n</sub> (B latch)	Waveform 1	5.0 6.0	7.0 8.5	9.0 10.5	4.5 5.5	10.0 11.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SELECT A/B to Q <sub>n</sub> (A latch)	Waveform 2	6.0 4.0	8.0 6.5	10.0 8.5	5.5 3.5	11.5 9.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	Waveform 4 Waveform 5	5.0 5.0	7.5 7.5	9.5 9.5	4.5 4.5	10.5 11.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time from High or Low level	Waveform 4 Waveform 5	5.0 5.0	7.0 7.0	9.5 9.5	4.5 4.5	11.0 11.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low A <sub>n</sub> , B <sub>n</sub> to $\overline{CE}$	Waveform 3	1.0 2.0			2.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low A <sub>n</sub> , B <sub>n</sub> to $\overline{CE}$	Waveform 3	0 1.0			0 1.5		ns
t <sub>w</sub> (L)	$\overline{CE}$ Pulse width, Low	Waveform 3	5.0			6.0		ns

Latch

FAST 74F604

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

