


DESCRIPTION:

The DPV27C101 is a high-speed 128K X 8 UV erasable, electrically programmable read only memory (EPROM). It is especially well suited for applications where low-power consumption is important.

32-pin dual in-line packages (DIPs) and standard 32-pad leadless chip carriers (LCCs) are used to package the DPV27C101. A transparent lid allows the device to be erased by ultraviolet light.

The DPV27C101 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. Organization of 128K by 8-bit and a single +5V power supply facilitate its use in microprocessor systems.




3

FEATURES:

- 131,072 by 8-Bits Organization, Fully Decoded
- Fast Access Times: 200, 250ns (max.)
- CMOS Power Consumption:
110μW (Standby)
165mW (Active)
- Single Location and Page Programming
- TTL Compatible Inputs and Outputs
- Common Data Input and Output
- Single +5V Power Supply, ± 10% Tolerance
- Three-State Output
- Simple Programming Requirements
- Fully Static Operation - No Clock Required
- High Speed Programming Algorithm (0.2ms Pulses Typ.)
- Programming Voltage: 12.5V
- Output Enable Pin for Simplified Memory Expansion
- Standard 32-Pin DIP or 32-pad LCC Packages

FUNCTIONAL BLOCK DIAGRAM



PIN-OUT DIAGRAMS

V _{PP}	1	32	V _{CC}
A16	2	31	PGM
A15	3	30	N.C.
A12	4	29	A14
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
V _{SS}	16	17	I/O3

DIP


V _{PP}	1	32	V _{CC}
A16	2	31	PGM
A15	3	30	N.C.
A12	4	29	A14
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
V _{SS}	16		
I/O3	17		

LCC

PIN NAMES			
A0-A16	Address Inputs	PGM	Program
I/O0-I/O7	Data In/Out	V _{PP}	Programming Voltage
$\overline{CE}$	Chip Enable	V _{CC}	Power Supply (+5V)
$\overline{OE}$	Output Enable	V _{SS}	Ground

Figure 1. Output Load

* Including Scope and Jig Capacitance.



ABSOLUTE MAXIMUM RATINGS ¹			
Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{CC}	Supply Voltage ²	-0.6 to +7.0	V
V _{I/O}	Input/Output Voltage ²	-0.6 to +7.0	V
V _{PP}	Programming Voltage ²	-0.6 to +13.0	V
V _{A9}	Voltage on A9 ²	-0.6 to +13.0	V

AC TEST CONDITIONS: Including Programming	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Time	≤ 20ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100 pF	except t _{DF} and t _{DFP}
2	5 pF	t _{DF} and t _{DFP}

CAPACITANCE ³ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{CE}	Chip Enable	10	pF	V _{IN} = 0V
C _{ADR}	Address Input	10		
C _{OE}	Output Enable	10		
C _{I/O}	Data Input/Output	15		
C _{PGM}	Program	20		

RECOMMENDED OPERATING RANGE ²					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage ⁴	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{CC} +1.0	V
V _{IL}	Input LOW Voltage	-0.3		0.8	V
V _{PP}	V _{PP} Supply Voltage ⁵		12.5		V

DC OPERATING CHARACTERISTICS ⁶ : Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = V _{CC}	-2	2	-2	2	-2	2	μA
I _{OUT}	Output Leakage Current	$\overline{CE}$ = V _{IH} , V _{IN} = V _{CC} or V _{SS}	-2	2	-2	2	-2	2	μA
I _{CC1}	V _{CC} Active Current, Read	V _{IN} = V _{IH} or V _{IL} $\overline{CE}$ = V _{IL} , I _{OUT} = 0mA		25		25		25	mA
I _{CC2}	V _{CC} Operation Current, Read	V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA Cycle = min. Duty = 100%		30		30		30	mA
I _{SB1}	V _{CC} Standby Current I _{OUT} = 0mA (TTL)	$\overline{CE}$ = V _{IH} , V _{IN} = V _{IH} or V _{IL}		1		1		1	mA
I _{SB2}	V _{CC} Standby Current (CMOS)	$\overline{CE}$ = V _{CC} ± 0.3V V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		20		20		20	μA
I _{PP1}	V _{PP} Supply Current Byte Write	$\overline{CE}$, PGM = V _{IL} , $\overline{OE}$ = V _{IH}		40		40		40	mA
I _{PP2}	V _{PP} Supply Current Page Write	$\overline{CE}$, $\overline{OE}$ = V _{IH} , PGM = V _{IL} , V _{PP} = V _{CC}		50		50		50	mA
I _{PP3}	V _{PP} Supply Current Read	$\overline{CE}$, $\overline{OE}$ = V _{IL} , PGM = V _{IH} , I _{OUT} > 0mA		20		20		20	μA
V _{OL}	Output LOW Voltage	I _{OUT} = 2.1mA		0.45		0.45		0.45	V
V _{OH1}	Output HIGH Voltage	I _{OUT} = -400μA	2.4		2.4		2.4		V
V _{IL}	Input LOW Level		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
V _{IH}	Input HIGH Level		2.2	V _{CC} +1	2.2	V _{CC} +1	2.2	V _{CC} +1	V

FUNCTIONS AND PIN CONNECTIONS

Mode	Function	PGM	CE	OE	V _{PP}	V _{CC}	I/O0 - I/O7	Power
Read Operations	Read	H	L	L	5V	5V	Data Out	Active
	Output Deselect	X	X	H			High Impedance	
	Standby	X	H	X			High Impedance	
Program Operations (T _A = +25 ± 5°C)	Program	L	L	H	12.5V	6V	Data In	Standby
	Program Inhibit	H	H	X			High Impedance	
	Page Programming	L	H	H			High Impedance	
	Program Verify	H	L	L			Data Out	

3


AC OPERATING CONDITIONS AND CHARACTERISTICS: Over operating ranges



No.	Symbol	Parameter	-200		-250		Unit
			Min.	Max.	Min.	Max.	
1	t _{ACC}	Address Access Time		200		250	ns
2	t _{CE}	Chip Enable to Output Valid ⁷		200		250	ns
3	t _{OE}	Output Enable to Output Valid ^{7, 8}		70		100	ns
4	t _{DF}	OE or CE HIGH to Output Float ^{3, 9}	0	50	0	60	ns
5	t _{OH}	Output Hold from Address	0		0		ns

AC PROGRAMMING CONDITIONS AND CHARACTERISTICS¹¹: Over operating ranges

No.	Symbol	Parameter	Min.	Max.	Unit
6	t _{AS}	Address Set-up Time	2		μs
7	t _{CES}	Chip Enable Set-up Time	2		μs
8	t _{OES}	Output Enable Set-up Time	2		μs
9	t _{DS}	Data Set-up Time	2		μs
10	t _{VCS}	V _{CC} Set-up Time ¹⁰	2		μs
11	t _{VPS}	V _{PP} Set-up Time ¹⁰	2		μs
12	t _{AH}	Address Hold Time	0		μs
13	t _{OEH}	Output Enable Hold Time	2		μs
14	t _{DH}	Data Hold Time	2		μs
15	t _{CEP}	Chip Enable to Data Valid		150	ns
16	t _{DFP}	Output Enable HIGH Output Float Delay ³	0	130	ns
17	t _{pw}	Programming Pulse Width ¹⁰	0.19	0.21	ms
18	t _{OPW}	Over Programming Pulse Width ¹¹	0.19	5.25	ms
19	t _{AHL}	Address Latch Hold Time	2		μs
20	t _{LW}	Output Enable Pulse Width During Data Latch	1		μs
21	t _{PGMS}	Page Programming Setup Time	2		μs
22	t _{CEH}	Chip Enable Hold Time	2		μs

READ TIMING



BYTE PROGRAMMING TIMING ⁴PAGE PROGRAMMING TIMING ⁴

PROGRAMMING AND ERASING INFORMATION

Programming

Upon delivery from Dense-Pac, or after erasure (See *Erasure section*), the DPV27C101 contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV27C101 through the procedure of programming. A 0.1 μ F capacitor between V_{PP} and V_{SS} is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.0V and +12.5V to be applied to V_{CC} and V_{PP} respectively.

Individual bytes or address locations can be selected and programmed by using the byte mode programming algorithm shown in Figure 2. In byte programming mode, $\overline{CE}$ is set at V_{IL} and $\overline{OE}$ is set at V_{IH}. After the applied address and input data signals are stable, programming is accomplished by a 0.2ms V_{IL} pulse on the $\overline{PGM}$ pin (refer to the *Byte Mode Programming Timing Diagram*).

The DPV27C101's fast page mode programming algorithm (shown in Figure 3) provides a great reduction in programming time by writing four bytes simultaneously. Each of these four bytes may contain different data. In page programming mode, $\overline{CE}$ and $\overline{PGM}$ are at V_{IH} while input data is strobed into internal holding

registers by V_{IL} pulses on the $\overline{OE}$ pin. The EPROM is then programmed by a 0.2ms V_{IL} pulse on the $\overline{PGM}$ pin while $\overline{CE}$ and $\overline{OE}$ are held at V_{IH} (refer to the *Page Programming Timing Diagram*).

System design consideration must be taken to avoid inadvertent page mode programming which can occur when $\overline{CE}$ and $\overline{OE}$ are at V_{IH} and $\overline{PGM}$ is at V_{IL}.

3

Erasure

Clear all locations of their programmed contents it is necessary to expose the DPV27C101 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase a DPV27C101. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with an intensity of 12,000 μ W/cm² for 21 minutes.

The DPV27C101 and similar devices can be erased by light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV27C101. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

NOTES:

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are with respect to V_{SS}.
3. This parameter is guaranteed and not 100% tested.
4. V_{CC} must be applied either coincident with or before V_{PP} and removed either coincident with or after V_{PP}.
5. V_{PP} must not be greater than 13.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with V_{PP} = 13.0V. Also, during $\overline{CE}$ = V_{IL}, V_{PP} must not be switched from 5.0V to 13.0V or vice-versa.
6. t_A = -55°C to +125°C, V_{CC} = 5.0V $\pm$ 0.5V, and V_{PP} = V_{CC} reading. t_A = +25°C $\pm$ 5°C, V_{CC} = 6.0V $\pm$ 0.25V, V_{PP} = 12.5V $\pm$ 0.3V programming.
7. $\overline{OE}$ may be delayed up to t_{CE} - t_{OE} after the following edge of $\overline{CE}$ without impact on t_{CE}.
8. $\overline{OE}$ may be delayed up to t_{ACC} - t_{OE} after the following Address is valid without impact on t_{ACC}.
9. T_{DF} is specified from $\overline{OE}$ or $\overline{CE}$, whichever occurs first.
10. Initial Program Pulse Width Tolerance is 0.2ms $\pm$ 5%.
11. The length of the overprogram pulse may vary from 0.19ms to 5.25ms as a function of the iteration counter value X.

Figure 2. Programming Flow Chart





Figure 3. High Performance Page Programming Flow Chart




X = COUNTER VALUE

ORDERING INFORMATION


PREFIX	DEVICE	TYPE	PACKAGE	SPEED	GRADE	
DP	V27C101	G	-XXX	X		
						C COMMERCIAL 0°C to +70°C
						I INDUSTRIAL -40°C to +85°C
						M MILITARY -55°C to +125°C
						B MIL-PROCESSED -55°C to +125°C
				200		200ns
				250		250ns
					G	32-PAD LCC
					NONE	32-PIN CERDIP
						128K X 8 UVPRM

MECHANICAL DIAGRAMS



NOTE: Shape of Pin 1 subject to change without notice.

LCC



DIP

Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
(714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772