

TC74HC365AP/AF TC74HC366AP/AF

HEX Bus Buffer

TC74HC365 Non-Inverted

TC74HC366 Inverted

The TC74HC365A and TC74HC366A are high speed CMOS 3-STATE BUFFERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.



The TC74HC365A is an inverting type, while the TC74HC366A is non-inverting.

All six buffers are controlled by the combination of two enable inputs ($\bar{G}1$ and $\bar{G}2$); the outputs of these buffers are enabled only when both $\bar{G}1$ and $\bar{G}2$ inputs held low, and at the other combinations, these outputs are disabled to the high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $t_{pd} = 9\text{ns(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH1} = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V}-6\text{V}$
- Open Drain Structure
- Pin and Function Compatible with 74LS365/366




Pin Assignment

Truth Table


Inputs			Outputs	
$\bar{G}1$	$\bar{G}2$	A_n	$Y_n(365A)$	$\bar{Y}_n(366A)$
L	L	L	L	H
L	L	H	H	L
H	X	X	Z	Z
X	H	X	Z	Z

X: Don't Care
Z: High Impedance

TC74HC365A



TC74HC366A



IEC Logic Symbol

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 - V_{CC} + 0.5	V
DC Output Voltage	V_{OUT}	-0.5 - V_{CC} + 0.5	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 - V_{CC}	V
Output Voltage	V_{OUT}	0 - V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		Unit	
			V_{CC}	Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V_{IH}	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -6\text{mA}$ $I_{OH} = -7.8\text{mA}$	6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 6\text{mA}$ $I_{OL} = 7.8\text{mA}$	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18	0.26	-	0.33					
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	6.0	-	-	±0.5	-	±0.5	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC Electrical Characteristics (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			CL	V _{CC}	Min.	Typ.	Max.		Min.
Output Transition Time	t_{TLH} t_{THL}	-	50	2.0	-	20	60	-	75
				4.5	-	6	12	-	15
				6.0	-	5	10	-	13
Propagation Delay Time	t_{PLH}	-	50	2.0	-	38	90	-	115
				4.5	-	12	18	-	23
				6.0	-	10	15	-	20
	t_{PHL}	-	150	2.0	-	51	130	-	165
				4.5	-	17	26	-	33
				6.0	-	14	22	-	28
Output Enable Time	t_{DZH}	-	50	2.0	-	56	130	-	165
				4.5	-	17	26	-	33
				6.0	-	14	22	-	28
	t_{DZH}	-	150	2.0	-	69	170	-	215
				4.5	-	22	34	-	44
				6.0	-	17	29	-	37
Output Disable Time	t_{PLZ} t_{PHZ}	-	50	2.0	-	42	130	-	165
				4.5	-	18	26	-	33
				6.0	-	15	22	-	28
Input Capacitance	C _{IN}	-	-	-	5	10	-	10	
Output Capacitance	C _{OUT}	-	-	-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}	-	-	-	25	-	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation:
 $I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6(\text{per Gate})$