Signetics

74LS1801 Bit Stream Manager

Encoder/Decoder

Product Specification

Logic Products

DESCRIPTION


The 74LS1801 Encoder/Decoder (Figure 1) supports disk drive and data communications devices that require fast and reliable data separation capabilities. Although ideally suited for use with the 74LS1802 Serializer/Descrializer, the 74LS1801 is a flexible device which can be implemented in a variety of design applications.

Encoding is possible in FM, MFM, or Differential Manchester formats, making the 74LS1801 invaluable in designs requiring single density disk recording, double density disk recording, or in data communications applications. Included on-chip is a phase-comparator which can be bypassed; this feature is particularly useful in applications that use a complete external phase lock loop.


FEATURES

- Data rates up to 10MHz
- FM, MFM, and Differential Manchester encoding/decoding
- Precompensation in MFM write mode
- Built-in phase comparator
- Single 5V power supply
- Selectable encoding violation generation/detection formats

PIN CONFIGURATION



BLOCK DIAGRAM



74LS1801

PIN CONFIGURATION

				PIN NO.	IDENTIFIER	DESCRIPTION
	PŌ VCO	<u></u>	24 Vcc 23 FU	10	INDX	INDex – an input that designates the missing clock pattern to be generated during the write mode; in the read mode, determines which data/clock pattern must be recognized as an address mark (Table 2, 3).
	XTAL 3 DO 4 D1 5		22) NORML 21) RD/WR 20) 7XDAT	11	RAWDI	RAW Data In - a shaped data pulse derived from RAWDO. RAWDO is normally tied directly to RAWDI.
	GND MSCLK RXDAT PRCMP	6 74LS1801 ENCODER/ DECODER	19 PRCLK 18 SYNC 17 WRDAY 18 ADDAY	12	RAWDŌ	RAW Data Out - a shaped data pulse derived from RDDAT that can be processed through an external phase lock loop. RAW-DO is normally tied directly to RAWDI.
	INDX RAWDI	10	15 CLK 14 LATE 13) EARLY	13	EARLY	Modifies clock rate with respect to crystal reference when early precompensation is desired.
			- South	14	LATE	Modifies clock rate with respect to crystal reference when late pre-compensation is desired.
				15	CLK	CLocK - Clock input equal to the frequency of NRZ data.
PIN NO.	PD	Pump Down - a	an output from the phase	16	RODAT	ReaD DATa - an input of encoded serial data (MFM, FM, or Differential Manchester) that is to be converted to NRZ data.
	V00	an external VCC RDDAT.			WRDAT	WRite DATa - an output of encoded serial data (FM, MFM, or Differential Manchester) derived from NRZ data.
2	VCO	as a phase refe data (RDDAT).	led Oscillator – an input used erence for the encoded read	18	SYNC	SYNChronization output – when active low, indicates recognition of valid encoding violation in the RDDAT.
3	XTAL		o synchronize the 74LS1801 ode; the crystal frequency is data rate.	19	PROLK	PRecompensation CLocK - an output used to excite an external delay line.
4 5	D0 D1	(FM, MFM, Diffe	nputs designating the format erential Manchester) of serial to be encoded or decoded.	20	TXDAT	Transmit Data – an input of NRZ data that is to be encoded to FM, MFM, or Differential Manchester data.
6 7	GND MSCLK		K~missing clock bits are	21	RD/WĀ	ReaD/WRite – an input designating mode of operation: when high, a read is indicated; when low, a write is indicated.
		•	ected in the data stream, the state of this input	22	NORML	NORMaL – a clock input that is used when no precompensation is desired.
8	RXDAT	NRZ data dec Differential Mar		23	PŪ	Pump Up – an output from the phase comparator that indicates the frequency of an external VCO is too low as compared to RDDAT.
9	PRCMP		input that allows precom- FM encoded data.	24	Vcc	Supply voltage.

ORDERING CODE

PACKAGES	COMMERCIAL FIANGES V _{CC} = 5V ± 10%; T _A = 0°C to +70°C
Hermetic DIP	N74LS1801I
Plastic DIP	N74LS1801N

74LS1801

FUNCTIONAL OPERATION

The 74LS1801 Encoder/Decoder serves to translate data between disk drive or data communications devices and the 74LS1802 Serializer/Deserializer (or comparable device). Information entering or leaving the Serializer/Deserializer interface is in the form of standard NRZ data and can be encoded to (or decoded from) one of three popular formats:

- Frequency Modulation (FM) single density disk recordings.
- Modified Frequency Modulation (MFM) double density disk recordings.
- Differential Manchester data communications applications.

Read/Write and Format Control

The operational mode of the 74LS1801 is dictated by the RD/WR input: when low, a write (encode) is indicated; when high, a read (decode) is designated. In either mode, the format of data being decoded or encoded is controlled by the states of D0 and D1 inputs as shown below:

Table 1. Format Control

D0	D1	RESULTING FORMAT
L	L	MFM
н	L	FM
L	н	Differential Manchester

Following are discussions of the encoding and decoding functions of the 74LS1801, and the timing requirements necessary for accurate data transmittal.

Encoding Logic

When in the encode mode, NRZ data is input via the TXDAT input and, after about a three bit delay, is output on WRDAT. As described, output format is dependent on the states of D0 and D1. Address marks are distinguished from data by deleting clock pulses within the character.

These "missing clocks" are generated within the byte following a preamble of either all 0's (MFM and FM format) or all 1's (Differential Manchester format). As described in Table 2, clocks are eliminated according to inputs INDX, MSCLK, and the specified encoding format.

When encoding data in the MFM format, MSCLK may be enabled during preamble generation and up to the beginning of an address mark. MSCLK can then be disabled during the byte following an address mark, or before the final bit of a four bit series in which the first two bits are 0's (e.g., before the final 0 in 0010). In applications utilizing consecutive A1 characters (such as in the case of floppy disk soft-sectored formats), MSCLK

Table 2. Missing Clocks

MSCLK	INDX	FORMAT	RESULTING CLOCK PATTERN Bit Cell Numbers:							
			0	1	2	3	4	5	6	7
L	н	FM			٧	٧	٧			
L	L	FM			٧		٧			
L	н	Differential Manchester	٧	٧		٧	٧			
L	L	Differential Manchester	٧	٧			٧			
L	Х	MFM	2n	d of	3 clo	cks n	nissin	g		

NOTES:

X = Don't care

V = Missing Clock

Table 3. Address Mark Identification Requirements in Decode Mode

MSCLK	INDX	CONDITIONS FOR ACTIVE SYNC OUTPUT
н	х	First "1" bit after preamble
L	н	A1 ₁₆ with missing clocks
L	L	Any byte with missing clocks

would remain active until the beginning of the byte following the A1 series.

The 74LS1801 also provides pre-compensation capabilities when encoding data in the MFM format. Activating the PRCMP signal (low) synchronizes output data according to a clock input provided on one of three inputs: EARLY – a clock shifted early in time, LATE – a clock shifted late in time, or NORML – a clock provided when no precompensation is needed. These inputs are supplied by an external delay line which, in turn, is excited by the PRCLK output (see Typical System Configuration, Figure 2.)

When encoding in FM or Differential Manchester formats, missing clocks are only generated in the first byte following a preamble of zeroes. The most significant bit of this byte must be a "1"; for example, address marks F8, FB, FC, or FE. MSCLK may be enabled up to the beginning of an address mark; once an address mark has been transmitted, it is not necessary to disable MSCLK.

Decoding Logic

in the decode mode, data (MFM, FM, or Differential Manchester) is input via the ADDAT input and, after an eleven bit delay, is output as NRZ data on RXDAT. As described above, input format is defined by the states of D0 and D1. In the MFM format, a minimum preamble length of 34 bits is required to allow for phase synchronization and location of an address mark; when in FM or Differential Manchester mode, a minimum length of 18 bits is required. After a preamble has been recognized, the 74LS1801 searches for an address mark. When an address mark is identified, the SYNC output becomes active low, and alerts the 74LS1802 of incoming data. Rules for positive address mark identification are described below and summarized in Table 3

When MSCLK is inactive, SYNC is activated on the first "1" data bit following a preamble of zeroes (MFM and FM) or 1's (Differential Manchester). Data is contained in the byte following this bit.

If MSCLK is active, the byte following a preamble of all zeroes is checked for the required missing clocks (Table 3) and if detected, SYNC is activated.

PHASE LOCK LOOP AND DATA SEPARATION LOGIC

Data/clock separation logic requires a clock pulse that is synchronous with read data (RDDAT); to create this signal, the 74LS1801 employs a Phase Lock Loop. In its simplest form, the PLL consists of an internal phase comparator, an external low pass filter and an external voltage controlled oscillator (VCO). Output from the VCO is continuously fed back to the phase compare circuit and contrasted with data read from the disk or communications device (RDDAT). A difference in phase is represented as one of two quantized output pulses: Pump Up indicates VCO frequency is too low, whereas Pump Down indicates that the VCO frequency is too high. The resulting output (PU or PD) is then processed by a lowpass filter which outputs a DC voltage proportional to the phase deviation. Accordingly, the VCO frequency is precisely serviced to the rate at which data was recorded. The 74LS1801 provides the capability to bypass internal phase compare logic; a typical application of this feature would be in designs implementing a complete external PLL.

74LS1801






Figure 3 illustrates this application and is discussed below.

RAW Data Out is a shaped data pulse derived directly from RDDAT. In MFM and FM modes, output is generated from the falling edge of RDDAT: in Differential Manchester mode, output is generated from both rising and falling edges. RAW Data In is a shaped data pulse derived from RAWDO and is used in internal data separation logic. The falling edge of RAWDI must be in phase with the falling edge of the VCO. RAWDI is normally tied directly to RAWDO.




74LS1801


CLOCK CYCLE



READ CYCLE




OTHER TIMING



74LS1801

WRITE CYCLE TIMING



74LS1801

ABSOLUTE MAXIMUM RATINGS

PIN	DESCRIPTION	RATING	UNIT
V _{CC}	Supply voltage	+ 7.0	V
All other pins	Logic input pins	5.5	V

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5V±5%; TA = 0°C to +70°C

PARAMETER		TEGT COMPUTIONS		LIMITS			COMMENTO
		TEST CONDITIONS	Min	in Typ Max		UNIT	COMMENTS
V _{TH}	Input threshold voltage		0.8		2.0	v	
V _{CD}	Input clamp diode voltage	I _N = -18mA			-1.2	v	
lμ	Input low current	V _{IN} = 0.4V			-20	μΑ	
lн	Input high current	V _{IN} = 2.7V			20	μΑ	
l _l	Max input high current	V _{IN} = 5.5V			100	μΑ	
V _{OL}	Output voltage low	I _{OL} = 8mA I _{OL} = 20mA			0.5 0.5	V V	Pins 8, 12, 15, 17, 18, 1 Pins 1, 23
V _{OH}	Output voltage high	V _{CC} = 4.5V I _{OH} = 400μA I _{OH} = 1mA	2.5 2.5			V	Pins 8, 12, 15, 17, 18, 19 Pins 1, 23
los	Output short circuit current	V _{OUT} = 0 V _{OUT} = 1	-15 -15		-100 -100	mA mA	Pins 8, 12, 15, 17, 18, 1 Pins 1, 23
loc	Supply current	•			184	mA	

AC ELECTRICAL CHARACTERISTICS

24244555	DECORPTION		LIMITS (in ns)				
PARAMETER	DESCRIPTION	Min	Тур	Max			
tpw	CLK pulse width	100					
t _{PWL}	CLK low time	50					
t _{PWH}	CLK high time	50					
t _X	XTAL cycle time	50					
t _{XH}	XTAL high time	25					
t _{XL}	XTAL low time	25					
tRWS	RD/WR set-up to ↑CLK	0					
tos	D0, D1 set-up to RD/WR	0		1			
t _{IXS}	MSCLK, INDX set-up to ↑CLK	1	35.2				
tsyn	↓SYNC to ↓CLK	2					
t _{RXD}	↓CLK to RXDAT valid			4			
toH	RD/WR to D0, D1 hold	0					
tsynd	RD/WR to SYNC inactive delay			36.4			
tRAOD	↓RDDAT to ↓RAWDO delay		29.2				
t _{RPIL}	RAWDI pulse width	20*					
trewl	RAWDO pulse width			40*			
twomp	TXDAT to WRDAT (DM)			t _{PW} + 41.2			
t _M	↑CLK to WRDAT delay		41.2				
t _{RAWD2}	↑RDDAT to ↓RAWDO delay		32.2				

August 13, 1985 7-24

7

Bit Stream Manager

74LS1801

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	DESCRIPTION		LIMITS (in ns)				
PARAMETER	DESCRIPTION	Min	Тур	Max			
t _{DA2}	DATA bit duration		23.0				
tıхн	↑CLK to MSCLK, INDX hold		14.8				
teas	PRCMP set-up to ↑CLK			0			
t _{TXS}	TXDAT set-up to ↑CLK		85.2	-			
t _{TXH}	TXDAT hold time		14.8				
twpp	TXDAT to WRDAT clock delay (FM data)		t _{PW} + 36.3				
t _D	TCLK to clock delay (FM data)		36.3				
t _{C1}	Clock bit duration (FM)		19.0	-			
t _{R1}	Clock & data bit separation		31.0				
t _{DA1}	Data bit duration (FM)		19.0				
t _{XTD1}	↑XTAL to ↑CLK delay		35.2				
t _{XTD2}	↑XTAL to ↓ CLK delay		32.2				
t _{PRD1}	↓XTAL to ↑PRCLK delay		26.3				
t _{PRD2}	↑XTAL to ↓PRCLK delay		28.3				
t _{ELND1}	TPACLK to Early, Late, Normal rising edge	1/2 tpW		1/4 t _{PW}			
t _{ELND2}	↓PRCLK to Early, Late, Normal falling edge	1/4 tpw		0			
t _{WMDD2}	TXDAT to WRDAT data delay (MFM)			3.5 x t _{PW}			
t _{WMDD1}	TXDAT to WRDAT clock delay (MFM)			3.0 x tpw			
t _{CLK}	Early, Late, Normal falling edge to clock bit delay (MFM)		12.1				
t _{C2}	Clock bit duration (MFM)		23.0				
t _{DAT}	Early, Late, Normal falling edge to data bit delay (MFM)		12.1				

^{*}Tabular entries with an asterisk are parameters that are guaranteed at the values listed; these values were determined either by system bench testing or by Signetics' characterization procedures. All other tabular entries are taken directly from simulation results run at range of operational frequencies; these values are not tested or guaranteed.