

XR-2900 Fax/Data Modem Chip Set

GENERAL DESCRIPTION

The XR-2900 is a two chip set that provides the modem data pump function for 9600 BPS half duplex / 2400 BPS full duplex applications. The XR-2900 supplies all the functions for implementing a modem for facsimile or V.29 applications. Also included is a complete V.22 bis data modem.

The XR-2901 is a digital signal processor-based chip supporting primarily the modulation/demodulation function. The XR-2902 is a combination analog and digital chip. Its analog portions support the transmit and receive filters, A/D and D/A functions, transmit level attenuator, and programmable gain amplifier.

The digital portion of the XR-2902 supports the transmit clock, and async/sync converter, interface circuit between XR-2901 and host controller, and a receive clock digital phase locked loop.

Both chips utilize CMOS technology for low power operation. The XR-2901 and XR-2902 are available in 40 and 48 pin dip, 44 and 52 pin PLCC and 44 and 52 pin QFP packages respectively. Power required is a single +5 volt for the XR-2901 and ±5 volts for the XR-2902.


FEATURES

V.29 / V.27ter / V.21 Ch. 2 Fax Modes
V.22bis / V.22 / 212A / 103 Data Modes
Standard Microcontroller Interface
Analog, Remote and Local Digital Test Facilities
DTMF Generator
9600 / 7200 / 4800 / 2400 / 300 BPS Half Duplex
Operation
2400 / 1200 / 300 BPS Full Duplex DATA Mode
CMOS Technology
Automatic Adaptive Equalization
Guard Tone Generators
Call Progress Monitor Mode

APPLICATIONS

V.29 Modems
Fax Machine Modem
PC Fax/Data Modem
Hayes Compatible Modems

PIN ASSIGNMENT



(For other pin assignments refer to the end of this datasheet)

ORDERING INFORMATION

Part Number.	Package	Operating Temperature
XR-2901CP	Plastic DIP	0°C to 70°C
XR-2901CJ	PLCC	0°C to 70°C
XR-2901CQ	QFP	0°C to 70°C
XR-2902CP	Plastic DIP	0°C to 70°C
XR-2902CJ	PLCC	0°C to 70°C
XR-2902CQ	QFP	0°C to 70°C

ABSOLUTE MAXIMUM RATINGS

V_{DD}	-0.3 to 7V
V _{SS}	0.3 to -7V
Input Voltage	$V_{\mbox{\footnotesize SS}}$ -0.7V to $V_{\mbox{\footnotesize DD}}$ +0.3V
Power Dissipation (package	limitation)
Plastic	1 watt
Derate above +25°C	5 mw/°C
Storage Temperature Rang	e -65°C to 150°C

ELECTRICAL CHARACTERISTICS: XR-2901 Test Conditions: $T_A = 25$ °C, $V_{DD} = 5V \pm 5\%$, GND =0VDC, CLKIN = 20.2752MHz $\pm 0.01\%$, unless otherwise specified

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
lDD	Positive Supply Current		45	70	mA	
ν _{IL}	Low Level Input Voltage			0.8	V	All inputs except MC/MP
				0.6	V	MC/MP input
v _{IH}	High Level Input Voltage	2.0			V	All inputs except X2/CLKII
		3.0			l v l	X2/CLKIN
lj	Input Current			±20	μΑ	All inputs except X2/CLKI
				±50	μΑ	X2/CLKIN
VOH	High Level Output Voltage	2.4	3.0		V	¹ OH = 300μA
V _{OH} V _{OL}	Output Logic Low voltage		0.3	0.5	v	IOL = 2mA
IOH	High Level Output Current			-300	μΑ	
1 OL	Low Level Output Current			2	mA	

ELECTRICAL CHARACTERISTICS : XR-2902 Test Conditions: $V_{DD} = 5 \text{ VDC} \pm 5\%$. $V_{SS} = -5 \text{ VDC} \pm 5\%$, $T_A = 25^{\circ}\text{C}$, CLKIN = 5.0688MHz \pm 0.01% unless otherwise specified.

DC CHARACTERISTICS						
SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT	CONDITION
l _{DD}	Positive Supply Current		15	25	mA	
	PWRD Mode			5	mA	
lss	Negative Supply Ciurrent		-15	25	V	
VIL	Low Level Input Voltage			0.8	v	
v_{IH}	High Level Input Voltage	2.0			V	
- 11	Input Current			10	μА	
VOH	Output Logic High Voltage	3.0			V	I _{OH} = 300μA
VOL	Output Logic Low Voltage			0.4	mA	I OH = 2mA
IOH	Logic High Output Current		-300		μА	
¹ OL	Logic Low Output Current		1.6		mA	


SYSTEM DESCRIPTION

The XR-2901/2902 chip set provides the complete data pump function for both G3 9600 BPS fax, as well as V.22bis data modes of operation. A complete microcontroller interface for popular devices such as 8031 types, is also included.

For fax modes of operation, fallback from 9600 BPS to 7200 BPS, 4800 BPS, or 2400 BPS is provided for poor line quality conditions. Data mode operation provides high compatibility with 2400 BPS, as well as 1200 BPS and 300 BPS modems.

AC CHARACTERISTICS Refer to Figure 1, (ADD = Address)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
TALE	Address Latch Enable Pulse Width	100			ns	
TLCM	Minimum Latch to READ/WRITE Control	60			ns	
T _{READ} T _{RWL}	Read Pulse READ/WRITE Control to Latch	0 20		160	ns ns	
TWRITE T _{AL}	Write Pulse Width ADD/CS Set-up Before ALE	.140 40		25	μ\$ ns	
T _{LAH} T _{DRD}	ADD/CS Hold After Latch Valid Data From READ	40 0		140	ns ns	
T _{DAR} T _{WS}	Data Held After READ Write Data Set-up After WRITE	0 150		200	ns ns	
T _{DHAW}	Data Hold After WRITE	40			ns	
TRANSMITT	ER POWER LEVELS					
TXCAR	Transmit Carrier Power	6			dBm	QAM, DPSK, FSK Modulation
TXCAR 550	550 Hz Guard Tone Power	-1.7		4	dBm	GTE=1, GTS=0
TXCAR1800	1800Hz Guard Tone Power	-5.2		-3.4	dBm	GTE=1, GTS=1
SYSTEMS S	PECIFICATIONS See Performance	Test Set-L	Ip			
DYNMC	Dynamic Range Min Limits	-43			dBm	
S/N V.22bis	Signal-to-Noise Ratio		17		dB	2400BPS operation
S/N V.29	for V.22bis Signal-to-Noise Ratio		23		dB	BER $\leq 1/10^{-5}$ 9600BPS operation
PCD	for V.29 (9600BPS) Carrier Detect Level		-43		dBm	BER ≤ 1/10 ⁻⁵






Figure 1. A.C. Timing Diagram




Figure 2. Equivalent Block Diagram




Figure 3. XR-2900 Generalized system Connection

PIN DESCRIPTIONS:	XR-2901	(DIP Package Pin Numbers)
-------------------	---------	---------------------------

Pin #	Symbol	1/0	Description
1,2,40	A0/PA0-A2/PA	2 1/0	Input/Output Port Address
3	MC/MP	ı	Micro-controller/Micro-
	 -		processor control input
4	RS	ı	RESET, used to initialize
5	ĪNT	1	the device. External Interrupt Input
6	CLKOUT	0	Clock Output equal to 1/4
			of master 20.2752MHz
_	N/4	_	clock (5.0688MHz)
7	X 1	0	Crystal Oscillator Output
8	X2/CLKIN	- 1	Crystal Oscillator Input
			/ External Clock Input
9	BIO	- 1	Polling Input
10	GND	- 1	Ground
11-18	B D8-D15	1/0	Data Lines 8-15
19-2	6 D7-D0	1/0	Data Lines 7-0
27-29	9 A11-A9	0	Address Lines 11-9
30	VDD		Positive Power Supply
			Input (+5 Volt)
31	WEN	0	Write Enable Output
32	DEN	0	Data Enable Output
33	MEN	0	Memory Enable Output
34-3		ŏ	Address Lines 8-3

PIN DESCRIPTIONS: XR-2902 (DIP Package Pin Numbers)

Pin#	Symbol	1/0	Description
1	VDD	1	Positive Analog Power Supply Input (+5 V)
2 3	TXCLK NC	0	Transmit Clock Output
4	RXCLK	0	Receive Clock Output
5	ĨRQ	0	Interrupt Request. Open collector type output
6	EXTXC	ı	External Transmit Clock Input
7	TXD	i	Serial Transmit Data Input
8	RESET	1	Reset Input
9	<u>CSO</u>	1	Chip Select Input
10	VSSD	I	Negative Digital Power Supply Input (-5Volt)
11	VDDD	1	Positive Digital Power Supply Input (+5 Volt)
12	READ	1	Read Enable Input
13	ALE	1	Address Latch Enable Input

14 15-22	WRITE HD0-HD7	 /O	Write Enable Input Address/Data Bus Input / Output
23	RXD	0	Serial Receive Data Output, Open Collector
24	DGND	ı	Digital Ground
25-34	TD0-TD9	1/0	DSP Data Bus
35-37	PA0-PA2	I/O	Port Address Input /
			Output
38	CLKIN	1	Master Clock Input.
			5.0688MHz
39	DEN	1	Data Enable Input
40	WEN	1	Write Enable Input
41	ĪNĪ	0	Interrupt Output
42	VSS	1	Negative Analog Power
			Supply Input (-5 Volt)
43	C2	1	AGC Input
44	C1	0	AGC Output
45	TXOUT	0	Transmit Carrier Output
46	AGND	1	Analog (Signal) Ground
47	RCVIN	1	Receive Carrier Input
48	SPKO	0	Speaker Output

MODES OF OPERATION

The XR-2900 supports various modes of operation for both fax and data standards, as shown in figure 4.

FAX (Half	Duplex)	DATA (Full Duplex)		
Standard Data	Rate (BPS)	Standard	Data Rate (BPS)	
V.29	9600 7200	V.22bi V.22 *212A	s 2400 1200 1200	
V.27ter	4800 2400	*103	300	
**V.21 Ch.2	300			

^{*}Bell Standard, all others are CCITT.

Figure 4. XR-2900 Fax/Data Modes

^{**}Used only for signalling, not a data mode.

To support the various standards and speeds, as shown in Figure 5, three different modulation schemes are utilized:

- FSK Frequency Shift Keying
 Two discrete frequencies are used to represent binary data.
- PSK Phase Shift Keying

 Phase changes in a constant fre quency carrier represent data to be transmitted.
- QAM Quadrature Amplitude Modulation

 Both phase and amplitude modula
 tion of a constant frequency carrier
 are used to represent data to be
 transmitted

These different modulation schemes are necessary due to phone line bandwidth limitations. As data rates increase, each discrete change (frequency/phase/amplitude) is used to represent groups of data. The changes are known as baud, the rate of change being the modems baud rate. Figure 5 shows the relationship between the actual data transfer rate in bits per second (BPS) and baud rate. The data encoding indicates how many bits of data are represented by each baud change.

Mode	Data Rate (BPS)	Baud Rate	Data Encoding	Modulation Scheme	Carrier Frequency (Hz)	*Transmit CarrierShaping
V.29	9600	2400	Quadbit	QAM	1700	20%
V.29	7200	2400	Tribit	QAM	1700	20%
V.29	4800	2400	Dibit	QAM	1700	20%
V.27ter	4800	1600	Tribit	PSK	1800	50%
V.27ter	2400	1200	Dibit	PSK	1800	90%
V.22bis	2400	600	Quadbit	QAM	1200/2400	75%
V.22	1200	600	Dibit	PSK	1200/2400	75%
212 A	1200	600	Dibit	PSK	1200/2400	75%
103	300	300	•	FSK	1070/1270 2025/2225	-
V.21	300	300	•	FSK	980/1180 1650/1850	-

^{*}Square root raised cosine shaping

Figure 5. Data/Baud Rate Relationships

Modem baud changes may be shown as a signal constellation, illustrating possible combinations. Figure 6 illustrates the constellations for various modes of operation (not to scale).




Figure 6. Signal Constellations (* FSK constellation will be two point, not to scale)

The XR-2900 must generate several different tones to provide the necessary handshaking, guard tones, and other functions. Figure 7 lists these tones and related accuracy.

TONE (Hz)	FUNCTION	ACCURACY (%)
462	Procedure Interrupt	0.01
550/1800	Guard Tones	0.1
1100	Line Conditioning Signal/Calling Tone	0.01
2100	Answer Tone	0.1

Figure 7. Tone Generator Frequencies/Accuracy

REGISTER DESCRIPTION

The XR-2900 utilizes a set of 32, 8 bit, registers for controlling fax or data functions. A register plane is selected and then various modes/functions within

that plane are programmed for fax or data operation. The MCFN bit is used for programming fax or data mode. A reset input will automatically default to the data plane.

REGISTERS FOR FAX OPERATION - INTERFACE MEMORY (Refer to Figure 9)

REGISTER	BIT(S)	SYMBOL	<u>R/W</u>
0:0	0-7	TXRXD	R/W
0:1 0:2	0-7 0-7	RESERVED FREQL	R/W
0:3	0-7	FREQM	R/W

DESCRIPTION

TRANSCEIVER DATA: Provides input for transmit data or output for receive data.

RAM DATA/FREQUENCY SELECT LOW ORDER BYTE:
Low order byte of tone generator select.
RAM DATA/FREQUENCY SELECT HIGH ORDER BYTE:

High order byte of tone generator select. To enable the tone transmit mode, register 4, modem configuration must be set to Hex 80. The tone generator is controlled by a 16 bit, two byte, word written to the FREQL and FREQM registers from the host processor. The control word, N, represents the desired frequency by the relationship:

$$N = \frac{Frequency}{0.14648}$$

Below commonly used tones and the Hexadecimal num bers which are written to the FREQL/FREQM registers are listed.

FREQM	FREQL
OC	52
1D	55
2C	00
31	55
38	00
	0C 1D 2C 31

REGISTER	BIT(S)	SYMBOL	R/W	moden	tone g confi- ntrolle Re	ener gurat	ion r bits r Val	egiste 0-3 oi ue	er to Hex 81. Fregister 2, a	by setting the Tone pairs are as shown below: Pairs fHigh(Hz)
				0	0	1	1	1	941	1336
				1	ō	ò	ò	ò	697	1209
				2	Ŏ	1	Ö	ō	697	1336
				3	1	ò	ŏ	Õ	697	1477
				4	Ó	ŏ	ō	1	770	1209
				5	ŏ	1	ŏ	1	770	1336
				6	1	ò	ō	1	852	1477
				7	ò	ŏ	1	ò	852	1209
				8	Ō	1	1	Ō	852	1336
				9	1	0	1	0	852	1477
				•	Ó	0	1	1	941	1209
				#	1	0	1	1	941	1477
				Α	1	1	0	0	697	1633
				В	1	1	0	1	770	1633
				С	1	1	1	0	852	1633
				D	1	1	1	1	941	1633
0:4	0-7	MCFN	R/W							er provides mode

MODEM CONFIGURATION: This register provides mode control. This value, when the set up bit is set, controls the XR-2900 mode of operation. Figure 8 shows the mode/register value relationship.

		MC	CFN, Re	gister 4,	Bits				
7	6	5	4	3	2	1	0	Hex	Mode
0	0	0	1	0	1	0	0	14	V.29 9600 BPS
0	0	0	1	0	0	1	0	12	V.29 7200 BPS
0	0	0	1	0	0	0	0	11	V.29 4800 BPS
0	0	0	0	1	0	1	1	OA	V.27ter 4800 BPS
0	0	0	0	1	0	0	1	09	V.27ter 2400 BPS
0	0	1	0	0	0	0	0	20	V.21 300 BPS
1	0	0	0	0	0	0	0	80	Tone Transmit
1	0	0	0	0	0	0	1	81	DTMF Tones Transmit
0	1	1	0	0	0	0	1	61	Bell 103 300 BPS
0	1	1	0	0	0	1	0	62	V.22bis/Bell 212A

Figure 8. Mode Programming

0:5	0-1	RESERVED		
	2	SQEXT	R/W	SQUELCH EXTEND: When set, receive carriers are gated out for 130mS after the transmitter is turned off.
	3	EPT	R/W	ECHO PROTECTION TONE: When set, an unmodulated
				carrier (frequency determined by modem configuration register) is transmitted for 185mS, followed by 20mS of quiet, and then the normal training sequence.
	4	RESERVED		quiet, and their the normal training sequence.

REGISTER	<u>BIT(S)</u> 5	SYMBOL RAMW	<u>R/W</u> R/W	diagnos	RITE: tic RAM	is need	ed. This b	n a write routine to the bit will be reset when a
	6	TDIS	R/W	TRAINII directly If the mo	NG DISA to received odem is	ABLED: /e mode transmit	, bypassir ting the tr	et, the modem goes ng the training sequence. raining sequence will not
	7	RTS	R/W		ST TO		smission. When set	, the transmit sequence is
0:6 0:7	0-7 0-3 4	RESERVED RESERVED RCVG	R/W	RECEIV of receiv	E FILTI e path (bit. Who	gain (13d en set, fa	dB for fax) ax 3dB of	OL: An additional 10dB can be selected by reset gain is selected for high
0;8	5-7 0-5 6	RESERVED RESERVED CTS	R	CLEAR	TO SE	ND: Who	en low, in	s leased line. dicates the XR-2900 is
0:9 0: A	7 0-7 0-3 4	RESERVED RESERVED RESERVED SPC	R/W	ŕ	,	ransmit)		et, the speaker output is
	5	VOL 1		enabled				•
	J	VOLI	R/W	descript		IROL 1:	See voi	ume Control 2 for
	6	VOL 2	R/W	volum trol the s below:	E CONT signal ar	TROL 2: nplitude	These to at the spo	wo bits, Vol 1/Vol 2, con eaker output, as shown
					Vol 1	<u>Vol 2</u>	Relative	Level
7 RE	RESERVED			0 0 1 1	0 1 0 1	Low Low Mediu Maxim		
0:B 0:C 0:D	0-7 0-7 0-3	RESERVED RESERVED TXL 1-4	R/W	the trans	mit carr	ier level	, as show	These four bits control on below. The values list transmitter output. TXOUT Attenuation(dB)
				0 0	0	0 0	0 1	-15 -14
				0	0	1	0	-14 -13
				0	0	1	1	-12
				0	1 1	0	0 1	-11 -10
				0	1	1	Ö	-9

REGISTER	BIT(S)	SYMBOL	R/W	DESCRIP 0 1 1 1 1 1 1 1 1 1	1 0 0 0 0 1 1 1	1 0 0 1 1 0 0	1 0 1 0 1 0 1 0	-8 -7 -6 -5 -4 -3 -2 -1
	4	RDEQ	R/W					n set, a delay equalizer hone line characteristics.
	5 6	CAB 1 CAB 2	R/W R/W	CABLE EQU	JALIZEF JALIZEF	CON	TROL 1: 8	
				<u>C</u>	<u>AB 1</u>		CAB2	<u>Length</u>
					0		0	0.0 Meters
					0		1	1.8 Km
					1		0	3.6 Km
					1		1	7.2 Km
0:E	7 0	RESERVED MDAO	R					igh, data is ready for register 0, during
				parallel data				3
	1 2	RESERVED IEO	R/W	•	ENABL			e IRQ output will be high.
	3	SETUP	R/W	SETUP: Thi	s bit mu ter confi	st be se guratio	et whenev	er a change is made to is complete, this bit
	4-6	RESERVED		20 10001				
	7	IAO	R	INTERRUPT	ACTIV	E: This	bit will be	set when IRQ is active
0:F	0-6	RMAA	W	read various	diagnos	tic fund unction	tions from	is register is used to the XR-2901. The pro- bed in data plane,
	7	PDM	R/W	PARALLEL	DATA M	ODE:		the modem is put in RAM cannot be read.
1:0	0-7	RESERVED		paranor oala	ooo a		-,ag. 100110	
1:1	0-7	RESERVED						
1:2	0-7	RESERVED						
1:3	0-7	RESERVED						
1:4	0-1	RESERVED						
	2	P2DET	R	P2 DETECT			when low, i	ndicates that the P2
	3-7	RESERVED		•				
1:5	0-5	RESERVED						
	6	FED		True Energy	Detect			
	7	RESERVED						
				3-151				

XR-2900

REGISTER 1:6	<u>BIT(S)</u> 0-7	SYMBOL RESERVED	R/W	DESCRIPTION
1:7	0	CDET	R	CARRIER DETECT: When low, indicates the presence of a received signal within the passband of the received filters. CDET will remain high during a training sequence. CDET will go low at the start of data state and return to a one at the end of the receive signal.
	1-5	RESERVED		•
	6	PNDET	R	PN DETECT: When low, the PN sequence has been detected during the training sequence.
1:8 1:9 1:A 1:B	7 0-7 0-7 0-7 0-4	RESERVED RESERVED RESERVED RESERVED RESERVED		
	5	FR1	R	FREQUENCY 1 DETECT: When high, a 2100 Hz tone has been detected. This register is only active if V.21 mode has been set.
	6	FR2	R	FREQUENCY 2 DETECT: When high, a 1100 Hz tone has been detected.
	7	FR3	R	FREQUENCY 3 DETECT: When high, a 462 Hz tone has been detected.
1:C	0-7	RESERVED		
1:D	1	FRT	R/W	FREEZE TAPWEIGHTS: This bit, when reset, freezes the last positions of the tapweights of the adaptive equalizer. This bit can be used to compensate for a momentary loss of receive carrier in fax reception.
1:E 1:F	0,2-7 0-7 0-7	RESERVED RESERVED RESERVED		Todatto dalito. Il itali todoproni

REGISTERS FOR DATA MODE OPERATION - Modem Register Plane. *Refer to Figure 10. NOTE 1: See fax register for description.*

REGISTER	BIT(S)	SYMBOL	R/W	DESCRIPTION
0:0	0-7	PRXD	R	PARALLEL RECEIVER DATA: In parallel mode, the received data is read from this register, when PDM bit (register 0F, Bit 7) is set.
0:1	0-7	PTXD	W	PARALLEL TRANSMIT DATA: Data to be transmitted, in parallel mode is written to this register, when PDM bit (register0 F, Bit 7) is set.
0:1	0	STXD	W	SERIAL TRANSMIT DATA: When the PDM bit is set and the SPDM bit is set, this bit can be used to send data in serial/parallel mode. This serial/parallel mode is data input into a parallel register, but bit by bit (one bit at a time).
0:2	0-7	FREQL	R/W	NOTE 1
0:3	0-7	FREQM	R/W	NOTE 1
0:4	0-7	MCFN	R/W	NOTE 1
0:5	0	REQ	R/W	RESET EQUALIZER: The setting of this bit sets the adaptive equalizer of the XR-2901.
	1	UNDEFINED		·

REGISTER	<u>BIT(S)</u> 2	SYMBOL SCR	R/W R/W	DESCRIPTION SCRAMBLER ENABLE: When this bit is set, the scrambler for
	3	RXSP	R/W	the transmitter and descrambler for the receiver are enabled. RECEIVER SPEED SELECT: This bit, when set, selects 2400 BPS and when low, 1200 BPS modes of operation.
	4	TXSP	R/W	TRANSMITTER SPEED SELECT: This bit, when set selects 2400 BPS and when low, 1200 BPS modes of operation.
	5 6	UNDEFINED UNDEFINED		,
	7	RTS	R/W	REQUEST TO SEND: This bit controls the XR-2900 transmitter. When set, the transmitter is on. A low level stops the transmitter carrier.
0:6	0-7	UNDEFINED		transmitter carrier.
0:7	0	UNDEFINED		
	1	MOD	W	MODE SELECT: When set, answer mode and when reset, originate modes of operation are selected.
	2	GTE	R/W	GUARD TONE ENABLE: This bit, when set, enables either a 550 Hz or 1800 Hz tone to be transmitted.
	3	GTS	R/W	GUARD TONE SELECT: This bit, when set, selects an 1800 Hz tone, and when reset, a 550 Hz tone.
	4	RCVG	R/W	RECEIVE FILTER GAIN CONTROL: When set, 16dB of receive gain is selected. Resetting this bit lowers the gain to 6dB.
	5	PWRD	R/W	POWER DOWN: Setting this bit puts the XR-2902 into a low power mode. (See Electrical Characteristics for supply current values.)
	6	СРМ	R/W	CALL PROGRESS MONITORING: When set, call progress mode of operation will be selected.
	7	ALB	R/W	ANALOG LOOP BACK: This bit, when set, enables the analog loop back mode of the XR-2900. The transmitted signal bypasses the receive filter and is applied to the demodulator input. Originate/Answer modes are selected by the Mode bit.
0:8	0	RXD	R	RECEIVE DATA OUTPUT: This bit represents the receive data in a serial format. The data at this point has not yet
	1	URXD	R	passed through the data buffer (sync-to-async converter.) UNSCRAMBLED RECEIVE DATA OUTPUT: The data available at this location is directly from the demodulator out- put, prior to the demodulator. This signal is used during hand- shaking and DLB initiation.
	2	CD	R	CARRIER DETECT: this bit is the output of the energy detect circuit, and is the logical inversion of FED.
	3	SGQ	R	SIGNAL QUALITY: When high, this bit indicates a degradation of signal quality and increased chance for errors. Less severe signal degradations will cause this output to 'chatter', and an averaging may be necessary.
	4	S1D	R	S1 SIGNAL DETECT: This bit, when high, indicates the detection of an S1 pattern.
	5	DOT	R	DOTTING PATTERN DETECTORS: A high at this bit indicates the reception of a dotting pattern, as used in a request for remote digital loopback.

REGISTER	BIT(S) 6 7	SYMBOL UNDEFINED UNDEFINED	<u>R/W</u>	DESCRIPTION		
0:9	0	CRXD	R/W	CLAMP RECEIVE DATA: V		data output
	1	SPDM	R/W	will be clamped to a high lev SERIAL DATA MODE SELE data mode is selected. See	CT: When set, the s	serial/parallel t 0) for mode
	2	SLAVE	R/W	description. SLAVE MODE: When this be internally connected to the re	oit is set, the transmit	clock is
	3	ETE	R/W	EXTERNAL TRANSMIT CL set, allows an external trans the XR-2902.	OCK ENABLE: This	s bit, when ed to pin 6 of
	4	DLB	R/W	DIGITAL LOOP BACK: Wr transmit clock will track the r will be tied to the receive da remote digital loopback after is detected.	eceive clock, and tra a. This bit is used to	nsmit data enable
	5	NTD	R/W	normal Transmit Data mit path is from the STXD, to When reset, the special tran to be transmitted.	ansmit byte register,	or TXD pin.
	6	STC1	R/W	SPECIAL TRANSMIT PATT	FRN CONTROL 1:	See STC2
	7	STC2	R/W	SPECIAL TRANSMIT PATT control the generation of species described below:	ERN CONTROL 2:	STC1/STC2
				STC2	STC1 PAT	TERN
				0	0 Spa	ace
				1	0 M	ark
				1		otting
				1		Hz for S1 attern
0:A	0	DBEN	R/W	DATA BUFFER ENABLE: async-to-sync and sync-to-a		ables the
	1	DSPD	R/W	DATA BUFFER OVERSPEE extends the allowable async +1% / -2.5% to +2.3% / -2.5%	D SELECT: This bit hronous data rate fro	
	2-3	BC1/BC2	R/W		ECTION: The asynch	nronous llowing table:
				BC2 BC	Character I (1 start+data	•
				0 0	8 Bit	s
				0 1	9 Bit	-
				1 0	10 Bit	-
				1 1	11 Bi	

REGISTER	<u>BIT(S)</u> 4	<u>SYMBOL</u> SPC	<u>R/W</u> R/W	DESCRIPTION SPEAKER CONTROL: This bit, when set, enables the
	5,6 7	VOL1, VOL2 RESERVED	R/W R/W	speaker output. VOLUME CONTROL 1/2: NOTE 1 SPECIAL EXAR TEST BIT. This bit must be set to low for normal operation.
0:B 0:C 0:D	0-7 0-7 0-3	RESERVED RESERVED TXL1-4	R/W	TRANSMIT LEVEL CONTROLS: NOTE 1
0:E	4-7 0 1	RESERVED MDA0 MDAT	R R	MODEM DATA AVAILABLE: NOTE 1 TRANSMIT MODEM DATA AVAILABLE: This bit, when set
	2	IEO	R/W	indicates transmit data can be applied to the transmit register. RECEIVE INTERRUPT ENABLE: This bit will go low when
	3	SETUP	R/W	the receive data buffer is full. SETUP: This bit must be set whenever a change is made to register 4. When the change is complete, the bit will be reset.
	4	IET	R/W	INTERRUPT ENABLE: This bit will be high when the transmit buffer is empty.
	5-6 7	RESERVED IAO	R/W R	INTERRUPT ACTIVE: This output indicates when the
0:F	0-6	RMAA	R/W	XR-2902 has requested an interrupt. RAM ACCESS ADDRESS: These bits select the RAM address for the XR-2901 for diagnostic purposes. Figure 10 contains the function information. The process of reading these locations is as follows:
				 Load desired RAM location into location 0F, Bits 0-6. Read Register 0; this resets register 0E, Bit 0. When Register 0E, Bit 0, returns to a Logic 1, data is present at Register 0:3 as described in Figure 10.
	7	PDM	R/W	PARALLEL MODE: This bit, when set, allows TXD/RXD to go through parallel bus.
1:0-1:4 1:5	0-7 0-5 6	RESERVED RESERVED FED	R	FAST ENERGY DETECT: NOTE 1
1:6-1:A 1:B	7 0-7 0-4	RESERVED RESERVED RESERVED		
1:C 1:D	5, 6, 7 0-7 0	FR1, FR2, FR3 RESERVED RESERVED	R	FREQUENCY 1, 2, 3 DETECT: NOTE 1
ט.ו	1	FRT	R/W	FREEZE EQUALIZER TAPS: When set, the equalizer taps are fixed at their last value. This is used to compensate for a
1:E-1:F	2-7 0-7	RESERVED RESERVED		momentary loss of receive carrier.

Location	BIT	7	6	5	4	3	2	1	0
1 F									
1 E									
1 D								FRT	
1 C		_							
1 B		FR3	FR2	FR1					
1 A					ļ <u> </u>				
19									_
18									
17			PNDET						CDET
16									
1 5			FED						
14							P2DET		
13									
12									
11									
10									
0 F	_	PDM		RAM	Access	Address			
0 E		IAO				SETUP	IE0		MDA0
0 D			CAB2	CAB1	RDEQ	TXL4	TXL3	TXL2	TXL1
0 C									
0 B									
0 A		TEST	VOL2	VOL1	SPC				
09									
0.8			CTS						
07					RCVG				
06									
0.5		RTS	TDIS	RAMW		EPT	SQEXT		
0 4		Modem Configuration							
03		RAM Data XSM; FREQM							
02		RAM Data XSL; FREQL							
0 1									
0.0		Transceiver PTXRXD							


Figure 9. XR-2900 Control Register Plane for Fax Operation

Location	7	6	5	4	3	2	1	0
1 F	1	•			3	-		
1 E		_		-				
1 D	 		-	 			ГОТ	
1 C	 						FRT	
	EDO	500	504					
1 B	FR3	FR2	FR1					
1 A							 	
19								
1 8								
1 7								
16								
15		FED						
1 4								
13								
12			L.	·				
11								
10								
0 F	PDM		RAM	Access	Address	•		•
0 E	IAO			IET	SETUP	IEO	MDAT	MDA0
0 D	GTE				TXL4	TXL3	TXL2	TXL1
0 C								
0 B								
0 A	TEST	VOL2	VOL1	SPC	BC2	BC1	DSPD	DBEN
0.9	STC2	STC1	NTD	DLB	ETE	SLAVE	SPDM	CRXD
0.8			DOT	S1D	SGQ	CD	URXD	RXD
07	ALB	СРМ	PWRD	RCVG	GTS	GTE	MOD	
0.6								
0.5	RTS		_	TXSP	RXSP	SCR		REQ
0 4	Modem Configuration							
03	RAM Data XSM; FREQM							
02	RAM Data XSL; FREQL							
0 1	Parallel Transmit Data PTXD STXD							
0.0		Parallel Receiving Data PRXD						

Figure 10. XR-2900 Control Register Plane for Data Mode

Read / Write Parallel Data Transfer to the XR-2900 - Transferring data to and from the XR-2900 is done differently, depending whether polling or interrupt driven.

POLLING



INTERRUPT

FULL DUPLEX


- 1. Set PDM
- 2. Set IE0 IET to Enable Interrupt
- 3. Depending on Transmit or Receive Data MDA0 - For RXD MDAT - For TXD
- Reset iNT to low

 4. When Data is ready the interrupt will go low

HALF DUPLEX

- 1. Set PDM Mode
- 2. Set IEQ to Enable Interrupt
- 3. When Data is ready, the interrupt will go low

XR-2900 Mode Setting - The following flow diagram describes the XR-2900 mode setting procedure.



POWER ON RESET

The XR-2900 contains an automatic internal hardware power-on reset/initialization routine. On power up the chip set is configured for V.29/9600 BPS fax operation. The following lists the functions within the fax mode set by the reset routine, with respective registers/values,

Mode/Function	(FAX Plane) Control F Register Value	Register ue(HEX)
•V.29 / 9600 BPS	04	14
·Serial Data Transfer		
•Training Enabled		
•Echo Protector Tone Enabled	05	08
•No Extended Squelch		
•High Receive Gain Selected (16 dB)	07	00
•Unused Register	09	00
•Speaker Output is Disabled	OA	00
 Set Transmit Carrier Amplitude and Disable Receiver Cable Equalizer 	0D	00

Call Progress Mode Operation

Call Progress Mode (CPM) is a mode of operation (during Data Mode) which allows the modem to detect various telephone signals. These signals are:

- Busy Tone
- Dial Tone
- · Ring Back
- Answer Tone (Modem)

As the telephone signals fall in a different frequency band than the modem carriers, filtering requirements must change. To achieve this, the receive filter is changed for moniroting the various tones, as shown in table 1. In each case the carrier detect (CD) bit, bit2/Register 0:8 in data plane, is monitored. Sensing not only high or low, but also the duration and repetition rate of the CD active state is required.

СРМ	MOD	CD
1	0	Receive High Band Monitor Answer Tone
1	1	Receive Low Band: Monitor Dial Tone,
		BusyTone and Ring Back Signal.
0	0	Normal High Band Energy Detect
0	1	Normal Low Band Energy Detect

CPM: REG 0:7, Bit 6 MOD: REG 0:7, Bit 1 CD: REG 0:8, Bit 2

Table 1. CD Frequency Band Assignments

APPLICATIONS INFORMATION

The XR-2900 Fax/Data chip set provides the complete data pump function for implementing a modern supporting 9600 BPS G3 facsimile operation, as well as full duplex data capability at 2400 BPS, 1200 BPS, and 300 BPS. The generalized system connection, figure 3, illustrates the remaining functions supporting the XR-2900 to complete the modern, also described here:

- •Data Pump XR-2900/XR-2901 chip set
 - Modulation/demodulation for Fax/ Data Modes
 - Signals for Handshaking/Establishing Connections/Telephone Signals (call progress, dialing)
 - Test Modes
 - Interface for Host Controller

•Telephone Line Interface (DAA)

- Line Interface Functions Required by FCC
- DC Isolation
- High Voltage Protectio
- Out of Band Frequency Suppression
- Hybrid Function for Separating Transmit and Receive Signals

•DTE (Data Terminal Equipment) Interface

- Serial (Stand-alone type modem)
- EIA Level Translation (RS-232C)
- Parallel (Internal Type Modem)
 UART- (Serial to Parallel Conversion)

·Host Controller

- Timing/Control for Handshaking
- Command (Hayes[®], MNP[®], Fax Control) Interpretation
- ROM (EPROM) for Commands
- RAM (MNP, Data Mode)

EXAR's modem schematic illustrates a practical example of a stand-alone Fax/Data modem where a 8031 type microprocessor provides the system control for the XR-2901/XR-2902 chip set. An external EPROM contains the control commands, such as Hayes commands for data mode. EXAR will also offer a masked ROM controller, supporting MNP 5 V.42 and V.42bis operation during data mode (pin-to-pin replacement for generic 8031 controller).

LAYOUT CONSIDERATIONS

The XR-2900 provides the heart of the modem system, which processes signals from very low level analog to logic level digital. This mix of sensitive analog with noise causing digital signals calls for some special care in system layout.

Referring to figure 3, the generalized connection, the most critical signals path is that of the transmit (TXOUT) and receive (RCVIN) signals. They are passed from the telephone network through the line interface circuit (DAA) and on to the XR-2902 AFE. This path should be kept as short as possible and away from the digital circuitry, microcontroller and its memory components, and XR-2901 DSP. Figure 11 illustrates this concept.




Figure 11. XR-2900 System Layout

CRYSTAL OSCILLATOR

The XR-2900 master clock, typically generated from a 20.2752 MHz crystal is another area requiring special attention. As with the analog and digital signal considerations, the crystal should be kept away from the TXC/RXC signal paths.

The accuracy and stability of the clock circuit are also extremely important. Per system specifications, it must have an accuracy of less than ±0.01 percent from nominal. The type of oscillator circuitry within the XR-2901 requires a parallel resonant type crystal. Typical external load capacitance (which can vary for different crystals) is 17pF. The capacitors should be returned to digital ground. The lines from the crystal to the XR-2901 should be kept short to minimize stray capacitance.

POWER / GROUND PRECAUTIONS

To help keep analog and digital circuitry separated, the system should incorporate independent paths for the power and signal supplies and gounds. As illustrated below, the digital and analog lines should be kept separated up to the power supply where they are single point connected.

Supply bypassing is important with both VDD (VDDD) and VSS (VSSD), each having several bypassing capacitors distributed around the board. The VSS line near the XR-2902 is particularly critical and should have bypassing near it. Capacitors on analog supplies are returned to analog ground, and likewise digital to digital.

Capacitor valves around the board of $0.01\mu F$ are usually adequate, with a larger value, $4.7\mu F$, at the power supply.

