TC4437/8/9 TC4457/8/9

TC4467/8/9 TC4487/8/9

# **POWER LOGIC CMOS QUAD DRIVERS**

### **FEATURES**


- Tough CMOS™ Construction
- Latchproof! Withstands 500 mA Inductive Kickback
- 3 Input Logic Choices
  - AND/NAND/AND+Inv
- 4 Output Structures
  - Pull-Up/Pull-Down/Totem Pole/ Pull-Down with Clamp Diode
- Inverting or Non-Inverting Outputs
- Symmetrical Rise and Fall Times ......25 ns Short, Equal Delay Times ......75 ns
- High Peak Output Current ......1.2A
- Wide Operating Range......4.5 to 18V
- Inputs = Logic 1 for Any Input From 2.4V to VDD
- 2 kV ESD Protection on All Pins

### **APPLICATIONS**

- General-Purpose CMOS Logic Buffer
- Driving All Four MOSFETs in an H-Bridge
- **Direct Small Motor Driver**
- **Relay or Peripheral Drivers**
- **Dual Differential Output Power Drivers**
- **CCD Driver**
- **Pin-Switching Network Driver**
- **LED Driver**
- **High Side Switch**

6

### **LOGIC DIAGRAMS**



#### GENERAL DESCRIPTION

The TC44XX family of four-output CMOS buffer/drivers are an expansion from our earlier single- and dual-output drivers. Each driver has been equipped with a two-input logic gate for added flexibility. Four output configurations have also been provided, so high-efficiency CMOS drivers can be used whether the application requires a totem-pole output or pull-up/pull-down output, or pull-down with a clamp diode. These different input and output combinations make these Power Logic™ drivers well suited for a wide range of applications.

Although commonly used for driving power MOSFETs and similar highly capacitive loads, these drivers are equally well suited to driving any other load (capacitive, resistive, or inductive) which requires a high efficiency, low-impedance driver capable of high peak currents, rail-to-rail voltage swings, and fast switching times. For example, relays and solenoids can be driven with the 445X driver which contains an internal clamp diode which will shunt inductive flybacks back to the supply. The 443X driver provides a fast, low impedance path to ground for devices referenced to the upper supply rail like indicators, sounders or pin drivers. The 448X driver can source up to 250 mA into loads referenced to ground. Heavily loaded clock lines, coaxial cables, and piezoelectric transducers can all be driven easily with the 44XX series drivers. The only limitation on loading is that total power dissipation in the IC must be kept within the power dissipation limits of the package.

The TC44XX series drivers are built using Teledyne Component's new Tough CMOS process, which makes them easy and forgiving parts to use; capable of giving reliable service in very demanding operating environments. They will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (either polarity) occurs on the ground line. They can accept up to half an amp of inductive kickback current (either polarity) into their outputs without damage or logic upset. In addition, all terminals are protected against ESD to at least 2000V. Even the molding epoxy used on our plastic packages has been custom developed to contain less sodium and chlorine contamination than standard commercial molding compounds. In tests, it demonstrated zero device failures after 10,000 hours in an 85°C, 85% relative humidity environment.

#### ORDERING INFORMATION

Part No.	Package	Temp. Range		
TC44**CPD	14-Pin Plastic DIP	0° to +70°C		
TC44**COE	16-Pin Wide SOIC	0° to +70°C		
TC44**EPD	14-Pin Plastic DIP	-40° to +85°C		
TC44**EOE	16-Pin Wide SOIC	-40° to +85°C		
TC44**EJD	14-Pin CerDIP	-40° to +85°C		
TC44**MJD	14-Pin CerDIP	-55° to +125°C		

\*\*Two digits must be added in this position to define the device input and output configuration: TC44XX

- 3 Pull-Down 7 NAND
- 5 Pull-Down with Clamp Diode 8 AND
  - Pull-Up and Down 9 AND with INV
- 8 Pull-Up

The first digit represents output structure. The second digit represents input logic. Example: TC4487 has a pull-up output and a NAND input.

#### **TRUTH TABLE**

	Inp	uts	:			
Part No.	A	В	443X	445X	446X	448X
TC44*7	Н	Н	L	L		F
NAND	H	L	F	F	Н	Н
	l L	Н	F	F	Н	Н
	L	L	F	F	Н	Н
TC44*8	H	Н	F	F	Н	H
AND	∤ н	L	L	L	L	F
	¦ L	Н	L	L	L	F
	L	L	L	L	L	F
TC44*9	Н	Н	L	L	L	F
AND/	Н	L	F	F	Н	Н
INV	į L	Н	L	L	L	F
	L	L	ĹL	L	L	F

H = High L = Low F = Floating

# 6

# POWER LOGIC CMOS QUAD DRIVERS

TC4437/8/9 TC4467/8/9 TC4457/8/9 TC4487/8/9

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage(GND – 5V) Maximum Chip Temperature	
Operating	+150°C
Storage	65° to +150°C
Maximum Lead Temperature	
(Soldering, 10 sec)	+300°C
Operating Ambient Temperature Range	
C Device	0° to +70°C
E Device	40° to +85°C
M Device	55° to +125°C
Power Dissipation	
JD Package (14-Pin CerDIP)	1.25W
PD Package (14-Pin Plastic DIP)	
OE Package (16-Pin Wide SOIC)	1W

Package Thermal Resistance	
JD Package (14-Pin CerDIP)	R <sub>0J-A</sub> 10 mW/°C
	R <sub>θJ-C</sub> 45 mW/°C
PD Package (14-Pin Plastic DIP)	R <sub>0J-A</sub> 12 mW/°C
	R <sub>θJ-C</sub> 20 mW/°C
OE Package (16-Pin Wide SOIC)	R <sub>0J-A</sub> 8 mW/°C
	R <sub>qJ-C</sub> 31 mW/°C

Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS:** Measured at $T_A = +25$ °C with 4.5 V $\leq V_{DD} \leq 18$ V, unless otherwise specified.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Input						
V <sub>IH</sub>	Logic 1, High Input Voltage	Note 3	2.4		V <sub>DD</sub>	V
VIL	Logic 0, Low Input Voltage	Note 3	0		0.8	V
I <sub>IN</sub>	Input Current	$0V \leq V_{IN} \leq V_{DD}$	-1		1	μА
Output			<u> </u>			•
V <sub>OH</sub>	High Output Voltage	I <sub>LOAD</sub> = 10 mA (Note 1)	V <sub>DD</sub> -0.15			V
V <sub>OL</sub>	Low Output Voltage	I <sub>LOAD</sub> = 10 mA (Note 1)			0.15	V
Ro	Output Resistance	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V		10	15	Ω
l <sub>PK</sub>	Peak Output Current			1.2		Α
IDC	Continuous Output Current	Single Output			300	mA
		Total Package			500	mA
I	Latch-Up Protection	4.5V ≤ V <sub>DD</sub> ≤ 16V	500			mA
	Withstand Reverse Current					
Switching	Time					
t <sub>R</sub>	Rise Time	Figure 1		15	25	ns
tr	Fall Time	Figure 1		15	25	ns
t <sub>D1</sub>	Delay Time	Figure 1		40	75	ns
t <sub>D2</sub>	Delay Time	Figure 1		40	75	ns
Power Sup	pply		•	•		
ls	Power Supply Current			1.5	4	mA
$\overline{V_{DD}}$	Power Supply Voltage	Note 2	4,5		18	V -

**ELECTRICAL CHARACTERISTICS:** Measured throughout operating temperature range with 4.5V ≤ V<sub>DD</sub>≤18V, unless otherwise specified.


aniss strict the opening.							
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
Input			•				
V <sub>iH</sub>	Logic 1, High Input Voltage	(Note 3)	2.4			V	
V <sub>IL</sub>	Logic 0, Low Input Voltage	(Note 3)			0.8	٧	
IN	Input Current	$0V \leq V_{IN} \leq V_{DD}$	-1		1	μА	
Output			'	'			
V <sub>OH</sub>	High Output Voltage	I <sub>LOAD</sub> = 10 mA (Note 1)	V <sub>DD</sub> -0.30			V	
V <sub>OL</sub>	Low Output Voltage	I <sub>LOAD</sub> = 10 mA (Note 1)			0.30	V	
Ro	Output Resistance	$I_{OUT} = 10 \text{ mA}, V_{DD} = 18V$		20	30	Ω	
l <sub>PK</sub>	Peak Output Current			1.2		Α	
Ī	Latch-Up Protection Withstand Reverse Current	4.5V ≤ V <sub>DD</sub> ≤ 16V	500			mA	
Switching	Time		<u>'</u>				
t <sub>R</sub>	Rise Time	Figure 1			50	ns	
t <sub>F</sub>	Fall Time	Figure 1			50	ns	
t <sub>D1</sub>	Delay Time	Figure 1			100	ns	
t <sub>D2</sub>	Delay Time	Figure 1			100	ns	
Power Sup	pply			1			
l <sub>s</sub>	Power Supply Current				8	mA	
Is	Power Supply Voltage	Note 2	4.5		18	٧	

- NOTES: 1. Totem-pole outputs should not be paralleled because the propagation delay differences from one to the other could cause one driver to drive high a few nanoseconds before another. The resulting current spike, although short, may decrease the life of the device.
  - When driving all four outputs simultaneously in the same direction, V<sub>DD</sub> shall be limited to 16V. This reduces the chance that internal
    dv/dt will cause high-power dissipation in the device.
  - 3. The input threshold has about 50 mV of hysteresis centered at approximately 1.5V. Slow moving inputs will force the device to dissipate high peak currents as the input transitions through this band. Input rise times should be kept below 5 µs to avoid high internal peak currents during input transitions. Static input levels should also be maintained above the maximum or below the minimum input levels specified in the "Electrical Characteristics" to avoid increased power dissipation in the device.

#### PACKAGE POWER DISSIPATION



#### PIN CONFIGURATIONS



TC4437/8/9 TC4457/8/9 TC4467/8/9 TC4487/8/9

### **Supply Bypassing**

Large currents are required to charge and discharge large capacitive loads quickly. For example, charging a 1000 pF load 18V in 25 ns requires a 0.8A current from the device's power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (<0.5 in.) should be used. A 1  $\mu F$  film capacitor in parallel with one or two 0.1  $\mu F$  ceramic disk capacitors normally provides adequate bypassing.

## Grounding

The TC44X7 and TC44X9 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for input and output circuits or a ground plane should be used.

## **Input Stage**

The input voltage level changes the no load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5 mA current source load. With logic "0" outputs, maximum quiescent supply current is 4 mA. Logic "1" output level signals reduce quiescent current to 1.4 mA maximum. Unused driver inputs must be connected to  $V_{DD}$  or  $V_{SS}.$  Minimum power dissipation occurs for logic "1" outputs.

The drivers are designed with 50 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5V, making Logic 1 input any voltage greater than 1.5V up to  $V_{DD}$ . Input current is less than 1  $\mu$ A over this range.

#### **Power Dissipation**

The supply current versus frequency and supply current versus capacitive load characteristic curves will aid in determining power dissipation calculations.

Teledyne Components' CMOS drivers have greatly reduced quiescent DC power consumption. Maximum quiescent current is 4 mA, compared to the D469's 20 mA specification.

Input signal duty cycle, power supply voltage, and load type influence package power dissipation. Given power dissipation and package thermal resistance, the maximum ambient operation temperature is easily calculated. The 14-pin plastic package junction-to-ambient thermal resistance is 83.3°C/W. At +25°C, the package is rated at 1500 mW maximum dissipation. Maximum allowable chip temperature is +150°C.

Three components make up total package power dissipation:

- (1) Load caused dissipation (PL)
- (2) Quiescent power (PQ)
- (3) Transition power (P<sub>T</sub>).

A capacitive-load-caused dissipation (driving MOSFET gates), is a direct function of frequency, capacitive load, and supply voltage. The power dissipation is:

$$P_1 = f C V_S^2$$

where: f = Switching frequency

C = Capacitive load

 $V_S$  = Supply voltage.

A resistive-load-caused dissipation for ground-referenced loads is a function of duty cycle, load current, and load voltage. The power dissipation is:

$$P_{L} = D (V_{S} - V_{L}) I_{L}$$

where: D = Duty cycle

V<sub>S</sub> = Supply voltage

V<sub>I</sub> = Load voltage

L = Load current.

A resistive-load-caused dissipation for supply-referenced loads is a function of duty cycle, load current, and output voltage. The power dissipation is:

$$P_{L} = D V_{O} I_{L}$$

where: f = Switching frequency

Vo = Device output voltage

I<sub>L</sub> = Load current.

Quiescent power dissipation depends on input signal duty cycle. Logic high outputs result in a lower power dissipation mode with only 0.6 mA total current drain (all devices driven). Logic low outputs raise the current to 4 mA maximum. The quiescent power dissipation is:

$$P_Q = V_S (D(I_H) + (1-D)I_L),$$

where: I<sub>H</sub> = Quiescent current with all outputs low (4 mA max)

I<sub>L</sub> = Quiescent current with all outputs high (0.6 mA max)

D = Duty cycle

V<sub>S</sub> = Supply voltage.

ß

Transition power dissipation arises in the totem-pole configuration (TC446X) because the output stage N-channel and P-channel MOS transistors are ON simultaneously for a very short period when the output changes. The transition power dissipation is approximately:

$$P_T = f V_S (10 \times 10^{-9}).$$

Package power dissipation is the sum of load, quiescent and transition power dissipations. An example shows the relative magnitude for each term:

C = 1000 pF capacitive load

 $V_S = 15V$ 

D = 50%

f = 200 kHz

 $P_D$  = Package Power Dissipation =  $P_L + P_Q + P_T$ 

= 45 mW + 35 mW + 30 mW = 110 mW.

Maximum operating temperature:

$$T_J - \theta_{JA} (P_D) = 141^{\circ}C$$

where: T<sub>J</sub> = Maximum allowable junction temperature (+150°C)

θ<sub>JA</sub> = Junction-to-ambient thermal resistance (83.3°C/W) 14-pin plastic package.

NOTE: Ambient operating temperature should not exceed +85°C for "EJD" device or +125°C for "MJD" device.






Figure 1 Switching Time Test Circuit


TC4437/8/9 TC4457/8/9 TC4467/8/9 TC4487/8/9


6


#### **CHARACTERISTICS CURVES**


















# **CHARACTERISTICS CURVES** (Cont.)













**Quiescent Supply Current vs Temperature** 








# SUPPLY CURRENT CHARACTERISTICS (Load on Single Output Only)















# **TYPICAL APPLICATIONS**



# 6

