

MC-42S1000LAD32S SERIES

1M -WORD BY 32-BIT DYNAMIC RAM MODULE

FAST PAGE MODE

Description

The MC-42S1000LAD32S series is a 1 048 576 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 2 pieces of 16M DRAM (uPD 42S18160L) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh , $\overline{\text{RAS}}$ only refresh , Hidden refresh.
- 1 048 576 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC- 42S1000LAD32S-60	60ns	110ns	1 080mw	1.08mw (CMOS level)
MC- 42S1000LAD32S-70	70ns	130ns	1 008mw	
MC- 42S1000LAD32S-80	80ns	150ns	936mw	

- 1 024 refresh cycles/128 ms
- 72-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +3.3V \pm 0.3V power supply

The information in this document is subject to change without notice.

Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 42S1000LAD32SA-60	60ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	2 pieces of uPD42S18160LG5 (TSOP II) [Single side]
MC- 42S1000LAD32SA-70	70ns		
MC- 42S1000LAD32SA-80	80ns		


Quality grade

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)




The internal connection of PD pins(PD1 - PD7)

- A0 - A9 : Address Inputs
- I/O 0-I/O 31 : Data Inputs / Outputs
- RAS0,RAS2 : Row Address Strobe
- CAS0-CAS3: Column Address Strobe
- WE : Write Enable
- PD1- PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Pin Name	Pin No.	Access Time		
		60ns	70ns	80ns
PD1	11	NC	NC	NC
PD2	66	GND	GND	GND
PD3	67	GND	GND	GND
PD4	68	NC	NC	NC
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram

Remark D0 - D1 : uPD42S18160L(TSOP(II))



Electrical Specifications Notes 1,2**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-0.5 to +4.6	V
Supply voltage	VCC		-0.5 to +4.6	V
Output current	IO		20	mA
Power dissipation	PD		2	W
Operating temperature	Topt		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Remark Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		3.0	3.3	3.6	V
High level input voltage	VIH		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Ambient temperature	Ta		0		70	°C

CAPACITANCE (Ta=25°C , f=1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C I 1	A0 to A9			60	pF
	C I 2	\overline{WE}			60	
	C I 3	$\overline{RAS0}$, $\overline{RAS2}$			40	
	C I 4	$\overline{CAS0}$ - $\overline{CAS3}$			40	
Data Input/ Output capacitance	C I/O	I/O 0 - I/O31			27	pF

DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I _{cc1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC(MIN.)}}, I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	300	mA	3,4,7
			$t_{\text{RAC}}=70\text{ns}$	280		
			$t_{\text{RAC}}=80\text{ns}$	260		
Standby Current	I _{cc2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$		1.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		0.3		
$\overline{\text{RAS}}$ only refresh current	I _{cc3}	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}$ $t_{\text{RC}}=t_{\text{RC(MIN.)}}, I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	300	mA	3,4,5,7
			$t_{\text{RAC}}=70\text{ns}$	280		
			$t_{\text{RAC}}=80\text{ns}$	260		
Operating Current (Fast Page Mode)	I _{cc4}	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{PC}}=t_{\text{PC(MIN.)}}, I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	180	mA	3,4,6
			$t_{\text{RAC}}=70\text{ns}$	160		
			$t_{\text{RAC}}=80\text{ns}$	140		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{cc5}	$t_{\text{RC}}=t_{\text{RC(MIN.)}}$ $I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	300	mA	3,4
			$t_{\text{RAC}}=70\text{ns}$	280		
			$t_{\text{RAC}}=80\text{ns}$	260		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I _{cc6}	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh : 2 048 Cycles / 128ms $\overline{\text{RAS}}, \overline{\text{CAS}}$: $V_{\text{CC}}-0.2 \text{V} \leq V_{\text{IH}} \leq V_{\text{IH(MAX)}}$ Standby : $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$ Address : V_{IH} or V_{IL} $\overline{\text{WE}} : V_{\text{IH}}$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAS}} \leq t_{\text{US}}$	360	μA	3,4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I _{cc7}	$\overline{\text{RAS}}, \overline{\text{CAS}}$: $V_{\text{CC}}-0.2 \text{V} \leq V_{\text{IH}} \leq V_{\text{IH(MAX)}}$ $0\text{V} \leq V_{\text{IL}} \leq 0.2\text{V}$ $I_{\text{O}} = 0 \text{ mA}$		300	μA	4
Input Leakage Current	I _{I(L)}	$V_{\text{I}}=0$ to 3.6V all other pins not under test = 0V	-5	+5	μA	
Output Leakage Current	I _{O(L)}	Outputs are disabled (Hi - Z) $V_{\text{O}}=0$ to 3.6V	-5	+5	μA	
High level output voltage	V _{OH}	$I_{\text{O}}=-2.0\text{mA}$	2.4		V	
Low level output voltage	V _{OL}	$I_{\text{O}}=+2.0\text{mA}$		0.4	V	

AC CHARACTERISTICS

Notes 8,9


(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	tRAC = 60ns		tRAC = 70ns		tRAC = 80ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read or Write Cycle Time	tRC	110	-	130	-	150	-	ns	
Fast Page Mode Cycle Time (Read or Write)	tPC	40	-	45	-	50	-	ns	
Access Time from $\overline{\text{RAS}}$	tRAC	-	60	-	70	-	80	ns	10,11
Access Time from $\overline{\text{CAS}}$	tCAC	-	15	-	20	-	20	ns	10,11
Access Time from Column Address	tAA	-	30	-	35	-	40	ns	10,11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP	-	35	-	40	-	45	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	tRAD	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0	-	0	-	0	-	ns	11
Output Buffer Turn-off Delay Time ($\overline{\text{CAS}}$)	tOFF	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	tRP	40	-	50	-	60	-	ns	
$\overline{\text{RAS}}$ Pulse Width (Random Read, Write Cycle)	tRAS	60	10 000	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	tRASP	60	125 000	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	tRSH	15	-	18	-	20	-	ns	
$\overline{\text{CAS}}$ Pulse Width	tCAS	15	10 000	20	10 000	20	10 000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	60	-	70	-	80	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	tRCD	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tCRP	5	-	5	-	5	-	ns	13
$\overline{\text{CAS}}$ Precharge Time	tCPN	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tCP	10	-	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	tRPC	5	-	5	-	5	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	tRHCP	35	-	40	-	45	-	ns	
Row Address Set Up Time	tASR	0	-	0	-	0	-	ns	
Row Address Hold Time	tRAH	10	-	10	-	12	-	ns	
Column Address Set Up Time	tASC	0	-	0	-	0	-	ns	
Column Address Hold Time	tCAH	15	-	15	-	15	-	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	tRAL	30	-	35	-	40	-	ns	
Read Command Set Up Time	tRCS	0	-	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	tRRH	0	-	0	-	0	-	ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	tRCH	0	-	0	-	0	-	ns	14
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	tWCH	10	-	10	-	15	-	ns	15
Data-in Set Up Time	tDS	0	-	0	-	0	-	ns	16
Data-in Hold Time	tDH	10	-	15	-	15	-	ns	16
Write Command Setup Time	tWCS	0	-	0	-	0	-	ns	17
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	tCSR	5	-	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	tCHR	10	-	10	-	10	-	ns	
$\overline{\text{RAS}}$ Puls Width($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	tRASS	100	-	100	-	100	-	us	
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	tRPS	110	-	130	-	150	-	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	tCHS	-50	-	-50	-	-50	-	ns	
$\overline{\text{WE}}$ Setup Time	tWSR	10	-	10	-	10	-	ns	
$\overline{\text{WE}}$ Hold Time	tWHR	15	-	15	-	15	-	ns	
Refresh Time	tREF	-	128	-	128	-	128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100 μ s and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on cycles rates (t_{RC} and t_{FC}).
4. Specified values are obtained with outputs unloaded.
5. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
6. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IH(\text{MAX.})}$ and $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$.
8. AC measurements assume $t_T = 5$ ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




10. For read cycles, access time is defined as follows :

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$
$t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{AA}(\text{MAX.})}$	$t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$
$t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$	$t_{\text{CAC}(\text{MAX.})}$	$t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$


$t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}(\text{MAX.})}$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$ will not cause any operation problems.

11. Loading conditions are 1 TTL and 100 pF.
12. $t_{\text{OFF}(\text{MAX.})}$ defines the time at which the output achieves the Hi-Z and are not referenced to V_{OH} or V_{OL} .
13. $t_{\text{CRP}(\text{MIN.})}$ requirement should be applied for $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles preceded by any cycles.
14. Either $t_{\text{RCH}(\text{MIN.})}$ or $t_{\text{RRH}(\text{MIN.})}$ should be met in read cycles.
15. In early write cycles, $t_{\text{WCH}(\text{MIN.})}$ should be met.
16. $t_{\text{DS}(\text{MIN.})}$ and $t_{\text{DH}(\text{MIN.})}$ are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles.
17. If $t_{\text{WCS}} \geq t_{\text{WCS}(\text{MIN.})}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.


Read Cycle



Early Write Cycle



CAS Before RAS Self Refresh Cycle



Remark Address : Don't care I/O : Hi - Z


Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
 When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1 024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh**
 When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh 1 024 times within an interval of 16 ms or less just before and after setting CAS before RAS self refresh.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address = Don't care I/O = Hi - Z

RAS Only Refresh Cycle





Remark \overline{WE} = Don't care I/O = Hi - Z

Hidden Refresh Cycle



Package Drawing

72 PIN DUAL IN-LINE MEMORY MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35 ±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.03	0.080
K	3.175	0.125
L	17.78	0.700
M	25.4	1.000
N	2.413 MAX.	0.095 MAX.
P	R1.57	R0.062
Q	R2.0	R0.079
S	Ø1.8	Ø0.071
T	1.016±0.1	0.04 ±0.004
U	3.175 MIN	0.125 MIN
V	0.25 MAX.	0.010 MAX.
W	1.04 ±0.05	0.041±0.002
X	2.54 MIN	0.100 MIN