

KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

DESCRIPTION

The M58620-001S is a keyboard encoder for solid-state switches and is fabricated with P-channel aluminum-gate MOS technology.

It contains a 3640-bit mask-programmable read-only memory, and the 7-bit and 8-bit codes specified in JIS publication C-6220-1969 "Codes for Information Interchange" are stored in the ROM. The mode shift is selected by the combination of shift input, control input and shift control input. The output consists of a 9-bit plus parity bit code. All inputs and outputs are TTL-compatible.

FEATURES

- All inputs and outputs are TTL-compatible
- Output buffer register
- Strobe inhibit circuit for unused codes
- One shot output (the pulse width is variable) or static output for strobed output
- Chip enable terminal
- 2-key rollover capability (N-key rollover is also available, if the logic output of the switches is pulsive)


APPLICATION

- Encoder for full-keyboard terminal equipment

FUNCTION

The output of each keyboard switch is connected to 2-key inputs selected from $K_1 \sim K_{14}$ (2 of 14) to form 91 addresses. Therefore, the character code for output is selected by 2 of 14 key inputs, shift input, control input and shift

PIN CONFIGURATION (TOP VIEW)




Outline 40S1

control input.

When a key is depressed, the output of that keyboard switch is applied to two key inputs selected from $K_1 \sim K_{14}$; the address ROM generates an address that is used for input to the 3640-bit ROM. After the encoded data from the ROM is transferred to the buffer register, a strobed output is generated, validating the encoded data.

9



KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

CODE ARRANGEMENT TABLE

K _n	K _m	Mode	K ₂	K ₃	K ₄	K ₅	K ₆	K ₇	K ₈	K ₉	K ₁₀	K ₁₁	K ₁₂	K ₁₃	K ₁₄	
K ₁	1		Z	X	C	V	B	N	M	,	.	/	-	A	S	
	2									<	>	?	~			
	3		ツ	サ	ソ	ヒ	コ	ミ	モ	ネ	ル	メ	ロ	チ	ト	
	4		ッ													
K ₂	1		/	D	F	G	H	J	K	L	:	;]	Q	W	
	2						.	'	'	'	'	'	'	'	'	'
	3			シ	ハ	キ	ク	マ	ノ	リ	レ	ケ	ム	タ	テ	
	4															
K ₃	1		/	E	R	T	Y	U	I	O	P	@	[!		
	2															
	3			イ	ス	カ	ン	ナ	ニ	ラ	セ	.	'	'	'	'
	4			ィ												
K ₄	1		/		2	3	4	5	6	7	8	9	0	-		
	2			〒	#	\$	%	&	'	()			=		
	3			フ	ア	ウ	エ	オ	ヤ	ユ	ヨ	ワ	ホ			
	4			ァ	ヅ	ヅ	ヅ	ヅ	ヅ	ヅ	ヅ	ヅ	ヅ			
K ₅	1		/	^	¥	DEL	SP	SOH	STX	ETX	EOT	ENQ				
	2			-		DEL	SP	SOH	STX	ETX	EOT	ENQ				
	3			^	-	DEL	SP	SOH	STX	ETX	EOT	ENQ				
	4			^	-	DEL	SP	SOH	STX	ETX	EOT	ENQ				
K ₆	1		/			ACK	BEL	BS	HT	LF	VT	FF	OR			
	2					ACK	BEL	BS	HT	LF	VT	FF	OR			
	3					ACK	BEL	BS	HT	LF	VT	FF	OR			
	4					ACK	BEL	BS	HT	LF	VT	FF	OR			
K ₇	1		/					SO	SI	DLE	DC1	DC2	DC3	NAK		
	2								SO	SI	DLE	DC1	DC2	DC3	NAK	
	3								SO	SI	DLE	DC1	DC2	DC3	NAK	
	4								SO	SI	DLE	DC1	DC2	DC3	NAK	
K ₈	1		/							SYN	ETB	CAN	EM	SUB	ESC	
	2										SYN	ETB	CAN	EM	SUB	ESC
	3										SYN	ETB	CAN	EM	SUB	ESC
	4										SYN	ETB	CAN	EM	SUB	ESC
K ₉	1		/								NUL	+	-	=	.	
	2											NUL	+	-	=	.
	3											NUL	+	-	=	.
	4											NUL	+	-	=	.
K ₁₀	1		/									1	2	3	4	
	2												1	2	3	4
	3												1	2	3	4
	4												1	2	3	4
K ₁₁	1		/										5	6	7	
	2													5	6	7
	3													5	6	7
	4													5	6	7
K ₁₂	1		/											8	9	
	2														8	9
	3														8	9
	4														8	9
K ₁₃	1		/												0	
	2															0
	3															0
	4															0

SYMBOL

Symbol	Code name	Col/Row in code table	K _m /K _n /Mode in code arrangement table
SP	Space	2 / 0	K ₉ / K ₅ / 1~4
!	Exclamation mark	2 / 1	K ₁₄ / K ₃ / 2
''	Quotation mark, umlaut	2 / 2	K ₅ / K ₄ / 2
#	Number sign	2 / 3	K ₆ / K ₄ / 2
\$	Dollar sign	2 / 4	K ₇ / K ₄ / 2
%	Percentage	2 / 5	K ₈ / K ₄ / 2
&	Ampersand	2 / 6	K ₉ / K ₄ / 2
'	Apostrophe, acute accent	2 / 7	K ₁₀ / K ₄ / 2
(Left parenthesis	2 / 8	K ₁₁ / K ₄ / 2
)	Right parenthesis	2 / 9	K ₁₂ / K ₄ / 2
*	Asternsk, multiplication sign	2 / 10	K ₁₁ / K ₂ / 2
+	Positive sign, plus sign	2 / 11	K ₁₀ / K ₂ / 2 *
,	Comma	2 / 12	K ₉ / K ₁ / 1
-	Negative sign, subtraction sign	2 / 13	K ₁₄ / K ₄ / 1 *
.	Period	2 / 14	K ₁₀ / K ₁ / 1 *
/	Slash, virgule division sign, per	2 / 15	K ₁₁ / K ₁ / 1
:	Colon	3 / 10	K ₁₁ / K ₂ / 1
;	Semicolon	3 / 11	K ₁₀ / K ₂ / 1
<	Less than sign	3 / 12	K ₉ / K ₁ / 2
=	Equal sign	3 / 13	K ₁₄ / K ₄ / 2 *
>	Greater than sign	3 / 14	K ₁₀ / K ₄ / 2

* See K₁₁ - K₁₄ / K₉ / 1 - 4

Symbol	Code name	Col/Row in code table	K _m /K _n /Mode in code arrangement table
?	Question mark	3 / 15	K ₁₁ / K ₁ / 2
@	At mark	4 / 0	K ₁₂ / K ₃ / 1
[Left bracket	5 / 11	K ₁₃ / K ₃ / 1
¥	Yen sign	5 / 12	K ₇ / K ₅ / 3
]	Right bracket	5 / 13	K ₁₂ / K ₂ / 1
^	Circumflex accent	5 / 14	K ₆ / K ₅ / 1
_	Underline	5 / 15	K ₁₂ / K ₁ / 2
`	Grave accent	6 / 0	K ₁₂ / K ₃ / 2
{	Left brace	7 / 11	K ₁₃ / K ₃ / 2
	Separate sign, logical add sign	7 / 12	K ₇ / K ₅ / 2
}	Right brace	7 / 13	K ₁₂ / K ₂ / 2
~	Overline, logical not sign	7 / 14	K ₆ / K ₅ / 2
。	Japanese period	10 / 1	K ₁₀ / K ₁ / 4
『	Japanese initial quotation mark	10 / 2	K ₁₃ / K ₃ / 4
』	Japanese final quotation mark	10 / 3	K ₁₂ / K ₂ / 4
,	Japanese comma	10 / 4	K ₉ / K ₁ / 4
.	Middle dot	10 / 5	K ₁₁ / K ₁ / 4
—	Long vowel mark	11 / 0	K ₇ / K ₅ / 3
゛	Voiced consonant mark	13 / 14	K ₁₂ / K ₃ / 3
゜	Semi-voiced consonant mark	13 / 15	K ₁₃ / K ₃ / 3

KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

OPERATION

1. 2-Key Rollover (N-Key Lockout)

When more than 2 keyboard switches are depressed at the same time, all outputs 1~91 of the address ROM go high-level, and the 3640-bit ROM is not addressed. The internal key input signal also is not applied to the timing circuit; as a result, a strobe signal is not generated. Also, the coded outputs hold the preceding state. Then, if any one key (key 1) is not released while the other keys are, key 1 becomes valid.

2. N-Key Rollover

If the key input signals are pulsive, the primary depressed key (key 1) is read; after the coded output of key 1 is transferred to the buffer register, a strobe signal is generated and the coded output becomes valid. Then, if a second key is depressed while key 1 is in the depressed state, the second key (key 2) is read; and the coded output of key 2 is transferred to the buffer register succeeding the coded output of key 1 described above. A strobe signal is generated, and the coded output becomes valid. Then if a third, fourth . . . Nth key is depressed while preceding keys are still in the depressed state, its code will become valid as described above.

3. Any-Key-Down Output

When any one or more of the 91 keys are depressed, an internal any-key signal is transferred from the address ROM to the timing circuit where an any-key-down signal (AKD) is generated.

4. Strobe Inhibit When an Unused Code Is Addressed

If either an unused mode of the 4 modes or an unused key is selected (its ROM code is 000000000), the strobe output is inhibited and it makes the key invalid. The data output still holds the preceding state.

5. Repeat Function

When a repeat signal is applied to the repeat control input (RC), a strobe signal is repeatedly generated so that any character can be repeated. The strobe signal is inhibited when the RC terminal is high.

6. Data Acknowledge Input

The strobe output is reset by applying a data acknowledge input. The pulse width of the strobe signal output can be adjusted with a resistor and a capacitor connected between the strobe output terminal (STO) and the data acknowledge input terminal (DAK).

7. Data Invert and Parity Invert Inputs

The level of each output $B_1 \sim B_9$ and B_{10} can be inverted when data invert input (DI) and parity invert input (PI) are high-level.

8. Chip Enable Input

Data outputs $B_1 \sim B_{10}$, strobe output and any-key-down output are in the floating state when chip enable input (CE) is high.

This floating state means a high-impedance state and is equivalent to an open-circuit output.

9. Input Control Input

When input control input (IC) is high, key inputs ($K_1 \sim K_{14}$) can be operated with high-level signals.

10. Strobe Control Input

The strobe delay time can be set by the strobe control input STC terminal. The delay time is set to $t_{d(ST-B)}$, which depends on the internal delay circuit when the strobe control input terminal is connected to V_{SS} .

11. Test Input

Data outputs ($B_1 \sim B_{10}$) can be independently set either high or low irrespective of the 3640-bit ROM outputs. When test input (TEST) is high, $B_1 \sim B_{10}$ goes high if both DI and PI are low, and $B_1 \sim B_{10}$ goes low if both DI and PI are high.

12. Pull-up Resistors

External resistors are not required because pull-up resistors are built-in at all input terminals. But if the strobe control input terminal is not used, it should be connected to V_{SS} . To determine the value of the resistor required, see Electrical Characteristics.

Pull-up resistors




Table 1 Data-output level in relation to data invert (DI), parity invert (PI) and chip enable (CE)

ROM CODE	DI, PI	CE	$B_1 \sim B_{10}$
1	H	L	L
	L	L	H
0	H	L	H
	L	L	L
1	H	H	Z
	L	H	Z
0	H	H	Z
	L	H	Z

Table 2 Function table of the mode select circuit

S	C	SC	MODE
H	H	H	—
L	H	H	—
H	L	H	—
L	L	H	M_4
H	H	L	M_4
L	H	L	M_3
H	L	L	M_2
L	L	L	M_1

Note 2: Z indicates a floating state.

3: The code table is described in positive logic, for outputs $B_1 \sim B_{10}$, when DI and PI are low.

KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{GG}	Supply voltage	With respect to V _{SS}	0.3 ~ -20	V
V _{DD}	Supply voltage		0.3 ~ -20	V
V _I	Input voltage		0.3 ~ -20	V
P _d	Power dissipation	T _a = 25°C	1.0	W
T _{opr}	Operating free-air temperature range		-20 ~ 75	°C
T _{stg}	Storage temperature range		-40 ~ 125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -20 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{GG}	Supply voltage	-10.8	-12	-13.2	V
V _{DD}	Supply voltage		0		V
V _{SS}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage, all inputs except STC	V _{SS} -1.5		V _{SS}	V
V _{IL}	Low-level input voltage	V _{DD}		V _{SS} -3.5	V
t _r	Rise time (10 ~ 90%), all inputs except DAK			1	μs
t _f	Fall time (10 ~ 90%)			1	μs
t _r (DAK)	Rise time (10 ~ 90%), DAK			100	μs
t _f (DAK)	Fall time (10 ~ 90%), DAK			100	μs

ELECTRICAL CHARACTERISTICS (T_a = -20 ~ 75°C, V_{GG} = -12V ± 10%, V_{DD} = 0V, V_{SS} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -100 μA	V _{SS} -1			V
V _{OL}	Low-level output voltage	I _{OL} = 1.6mA, (Note 2)			0.4	V
I _I (1)	Input current, TEST, IC, DI, PI, and DAK	V _I = V _{GG}		-0.01	-10	μA
I _I (2)	Input current, K1 ~ K14	V _I = V _{DD} , V _{I(IC)} = V _{IH}		-0.02	-20	μA
R _I (1)	Input resistance, IC, PI, DI, DAK, and TEST	V _I = V _{SS} , T _a = 25°C	100	180	300	kΩ
R _I (2)	Input resistance, S, C, SC, CE, and RC	V _I = V _{DD} , T _a = 25°C	5		30	kΩ
R _I (3)	Input resistance, K1 ~ K14	V _I = V _{SS} , V _{I(IC)} = V _{IH} , T _a = 25°C	10	20	40	kΩ
R _I (4)	Input resistance, K1 ~ K14	V _I = V _{DD} , V _{I(IC)} = V _{IL} , T _a = 25°C	2	5	15	kΩ
P _d	Power dissipation	T _a = 25°C		350	500	mW
C _i	Input capacitance	All terminals except the tested terminal are 0V. V _I = 0V, V _{rms} = 25mV, f = 1MHz			15	pF

Note 4 : Current flowing into an IC is positive, out is negative.

5 : When all outputs are at I_{OL} = 1.6mA, V_{OLmax} = 0.6V


KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

SWITCHING CHARACTERISTICS ($T_a = 25^\circ\text{C}$, $V_{GG} = -12\text{V} \pm 10\%$, $V_{DD} = 0\text{V}$, $V_{SS} = 5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions (Note 6)	Limits			Unit
			Min	Typ	Max	
t_{TLH}	Low-to-high-level output transition time	$C_L = 50\text{pF}$, $I_{OH} = -0.1\text{mA}$		0.7	2	μs
t_{THL}	High-to-low-level output transition time	$C_L = 50\text{pF}$, $I_{OL} = 1.6\text{mA}$		0.5	1.5	μs
$t_w(K1)$	Key input pulse width	* 1, t_w	30			μs
$t_d(K1H-K2HL)$	Delay time from key 1 low-to-high-level	* 2, t_x	10			μs
$t_h(K1-K2)$	Key 1 hold time with respect to key 2	* 3, t_x	10			μs
$t_{su}(M-KON)$	S. C. SC setup time with respect to key input (ON)	* 4, t_x			1.5	μs
$t_d(B-KON)$	Delay time from key input (ON) to $B_1 \sim B_{10}$	* 5, t_x	2	7	15	μs
$t_d(AK-KON)$	Delay time from key input (ON) to AKD	* 6, t_x		0.5	2	μs
$t_d(ST-B)$	Delay time from $B_1 \sim B_{10}$ to STO	* 7, t_x , $C_L = 50\text{pF}$, STC- V_{SS} shorted	1	5	12	μs
$t_d(AK-KOF)$	Delay time from key input (OFF) to AKD	* 8, t_x , $C_L = 50\text{pF}$		0.5	2	μs
$t_d(ST-KOF)$	Delay time from key input (OFF) to STO	* 9, t_x , $C_L = 50\text{pF}$		4	10	μs
$t(ST-RC)$	Delay time from RC to STO	* 10, t_x , $C_L = 50\text{pF}$		3.5	20	μs
$t_d(ST-DAK)$	Delay time from DAK to STO	* 11, t_x , $C_L = 50\text{pF}$		4	10	μs
$t_w(DAK)$	DAK pulse width	* 12, t_w	10			μs
$t_w(RC)$	RC pulse width	* 13, t_w	15			μs
$t_w(STO)$	STO pulse width	t_w , $C_L = 50\text{pF}$, STO-DAK shorted	1	4	10	μs

Note 6: See the Timing Diagram for ' t_w ' and ' t_x '. Numbers 1 through 13 in the diagram correspond to *1 through *13 above.


TIMING DIAGRAM




KEYBOARD ENCODER (JIS CODE STANDARD PRODUCT)

TYPICAL CHARACTERISTICS ($V_{GG} = -12V$, $V_{DD} = 0V$, $V_{SS} = 5V$)


STROBE DELAY TIME VS. CAPACITANCE




STROBE DELAY TIME VS. RESISTANCE




MEASUREMENT CIRCUIT



STROBE WIDTH VS. CAPACITANCE



STROBE WIDTH VS. RESISTANCE



MEASUREMENT CIRCUIT

