

The TQ8213 is a SONET/SDH OC48 MUX that time-division multiplexes a 16-bit or 32-bit parallel data bus to a serial 2.48832 Gb/s NRZ data stream for transmission through a communications channel. Without any additional amplification, the 2.48832 Gb/s output stage can drive either a directly modulated laser or an optical external modulator. Output may also be configured to provide standard ECL/PECL levels with excellent rise/fall times. The serial output data stream is available through either single-ended or differential pins. Mark/space ratio adjustment allows compensation for asymmetries encountered in optoelectronics.

The TQ8213 operates in two different time-division multiplexing modes, making it extremely flexible for use in telecom and datacom applications. The serial 2.48832 Gb/s data stream can be generated from either a 16-bit wide 155.52 MHz data stream or a 32-bit wide 77.76 MHz data stream. Data integrity may be ensured through a byte-wise parity check, which occurs in parallel with the incoming data stream. An external parity alarm is set whenever a parity check error is detected.

Transmit clocking is selectable from either an internal or external Voltage Controlled Oscillator(VCO) as well as a selectable external or internal Phase Locked Loop (PLL). The selected clock source may be monitored at HCKOUT. The internal PLL utilizes an external reference clock, REFCLK, to aid in timing generation. The reference clock may be one of seven commonly used system frequencies. A TTL level LOCK signal is supplied to indicate when the phase difference between the external reference clock and the internal divided down clock is less than  $\pi/4$  radians.

Operating from a single +5V supply, the TQ8213 will provide fully compliant functionality and performance. Direct-connected TTL levels are used with both of the input modes.

The TQ8213 is fully compliant with SONET/SDH jitter specifications.

# **TQ8213**


PRELIMINARY DATA SHEET

# OC48/STM16 Multiplexer

### Features

- Single-chip 16:1 or 32:1
   Multiplexer with integrated clock-synthesis and high performance 75mA/3.75V output driver
- Output can drive external optical modulator, 50Ω PECL/ECL transmission line, or directly modulated laser without further amplification
- · Output symmetry adjust
- Selectable internal/external active highspeed 2.48832 GHz clock
- SONET/SDH compliant for 2.48832 Gb/s output data rate
- 622.08, 311.04, 155.52, 77.76, 51.84, 38.88, or 19.44 MHz PECL or TTL reference clock inputs
- Integrated PLL with external filter
- Four output clocks at 311.04, 155.52, 77.76, and 38.88 MHz.
- Internal even/odd (mode programmable) parity checker with alarm output
- 23mm 208-pin BGA package
- 5V single supply
- –40 to +125° C case operating temperature

Figure 1. TQ8213 Block Diagram



# **Function Description**

### **Timing Generation**

The TQ8213 utilizes an external 2.48832 GHz (nominal) reference clock, or generates a 2.48832 GHz clock through an internal VCO. The active clock can be monitored on a 50  $\Omega$  output, HCKOUT. The active clock is selected via the CLKSEL pin as shown in the following table.

CLKSEL	Active Clock	
N.C.	External Clock (CLKIN)	
VEE	Internal VCO	

#### **External Clock VCO and PLL**

The external clock, CLKIN and NCLKIN, may be input as either single-ended (unused input must be externally terminated through a capacitor to an AC ground) or differential and must be AC coupled. The external clock is selected as the active clock if the CLKSEL line is left open(N.C.). Note VOSC and VTUNEIN must be tied to VEE when using an external VCO.

# Internal Clock VCO and PLL

See Figure 8 for operation with the internal clock and PLL. The internal clock is selected when CLKSEL is tied to VEE and the external power supply pin, VOSC, is tied to VDD. CLKIN must be tied to VEE through a  $10 \mathrm{k}\Omega$  resistor when the internal clock is used.

The internal PLL is composed of a Phase/Frequency Detector (PFD), a charge pump, and the internal VCO. An external system reference clock must be provided at REFCLK (PECL) or REFCLKT (TTL). The unused REFCLK or REFCLKT input must be tied to a logic low. The reference clock can be one of seven different frequencies. Control pins, REFSEL2, REFSEL1, and REFSEL0, are set according to the following table when the corresponding reference clock frequency is used.

REFSEL2	REFSEL1	REFSEL0	REFCLK Freq.
0	0	0	19.44 MHz
0	0	1	38.88 MHz
0	1	0	51.84 MHz
0	1	1	77.76 MHz
1	0	1	155.02 MHz
1	1	0	311.04 MHz
1	1	1	622.08 MHz

The PFD compares the phase between an internal clock divided from the active clock and the reference clock at REFCLK. The PFD's phase error signals are then integrated by the Charge Pump and external loop filter, which provides a VCO tune voltage at VTUNEO. See Table 4 for recommended external loop filter passive values. The internal PLL is completed by connecting VTUNEO to VTUNEIN. The internal PLL provides an active high TTL in-lock indicator at LOCK when the phase difference between external reference clock and the internal divided down clock is less than  $\pi/4$  radians.

#### Internal Clock and VCO and External PLL

See Figure 9 for operation with the internal clock and external PLL. When an external PLL is used an internally generated clock (such as CK39) and VTUNEIN can be used in the external PLL.

#### **Output Clocks**

The TQ8213 contains an internal Clock Divider block which frequency divides the active clock (internal or external source as selected by the CLKSEL). The Clock Divider supplies the internal clock signals necessary for the re-timing and multiplexing functions. The Clock Divider block also outputs four external clocks: a 311.04 MHz differential PECL clock at CK311 and NCK311, a 155.52 MHz PECL clock at CK155, a 77.76



#### PRELIMINARY DATA SHEET

### Functional Description (continued)

MHz TTL clock at CK78, and a 38.88MHz PECL clock at CK39. Note that the above clock frequencies are dependant upon using the part at 2.48832 GHz.

### **Data Multiplexing and Parity Checking**

The TQ8213 can be configured to run in one of two modes. The demultiplexing modes are set by fixing the MODE(1) and MODE(0) package pins according to the following table.

MODE	(1) MODE(0)	Multiplexing Mode
N.C.	VEE	16:1
VEE	N.C.	32:1
VEE	VEE	TBD

Parity mode is programmable by PARSEL. If PARSEL is left open, the TQ8213 checks for even parity. If PARSEL is tied to VEE, the TQ8213 checks for odd parity.

For all modes the first output bit in time is TD10. The remainder of the data is output sequentially from TD11 through TD27. The most significant byte is Byte #1 which is TD10 through TD17.

For 16:1 multiplexing applications, the TQ8212 receives an 16-bit wide 155.52 MHz data bus at the TD1(0:7) and TD2(0:7) pins, and two 155.52MHz parity bits at the TDPAR1 and TDPAR2 pins. The 16-bit wide data and parity bits are re-timed by an internal 155.52 MHz clock supplied by the Clock Divider Block. Incoming data integrity is ensured by a byte-wise parity check performed internally on the re-timed TD1(0:7) and TD2(0:7) data with the respective re-timed TDPAR1 and TDPAR2 parity bits. The multiplexer will function properly if the parity is not used or is incorrect. An active high PECL parity alarm flag, PARALM, and an active low TTL alarm flag, TDPERR, are generated and held for a minimum of 25ns when a parity error is detected. The re-timed 16-bit wide 155.52MHz data bus

is then 16:1 multiplexed inside the MUX block. See Figure 5.

For 32:1 multiplexing applications, the TQ8212 receives a 32-bit wide 77.76 MHz data bus at the TD1(0:7), TD2(0:7), TD3(0:7), TD4(0:7) pins, and four 77.76 MHz parity bits at the TDPAR1, TDPAR2, TDPAR3, and TDPAR4 pins. The 32-bit wide data and parity bits are re-timed by an internal 77.76 MHz clock which is supplied from the Clock Divider block. Incoming data integrity is ensured by a byte-wise parity check performed internally on the re-timed TD1(0:7), TD2(0:7), TD3(0:7), TD4(0:7) data with the respective re-timed TDPAR1, TDPAR2, TDPAR3, and TDPAR4 parity bits. The multiplexer will function properly if the parity is not used or is incorrect. An active high PECL parity alarm flag, PARALM, and an active low TTL alarm flag, TDPERR, are generated and held for a minimum of 25ns when a parity error is detected. The re-timed 32-bit wide 77.76 MHz data bus is then 32:1 multiplexed inside the MUX block. See Figure 6.

#### 2.5Gb/s Output Driver

The TQ8213 has a high power output stage to provide an output level suitable for directly driving a 3.75V modulator or 75mA laser. The separate power supply pin for the output stage is VDRIVE. When VDRIVE is 8.3V the back terminated output driver swing can be between 0.5-3.75V. This corresponds to 10-75mA into a  $50\Omega$  forward load. The amplified 2.48832 Gb/s data stream is available as a differential or single ended signal at DOUT and NDOUT.

The data amplitude may be adjusted using VLEVEL and the crossing level of the output data eye can be adjusted using VSYMX. Both of these levels are preset internally to 1.88V and a 50%duty cycle if VLEVEL and VSYMX are left open (N.C.).



The output current level and voltage amplitude at DOUT and NDOUT can be set using an external feedback control loop. To set the output current level, connect an external current source, Isource, equal to 10% of the desired output, to VSEN10. Connect VLEVEL, VSEN10 and VSEN1 to an amplifier, as shown in Figure 2, with a minimum input common mode range of (Isource\*50 $\Omega$ ). The choice of the external current source also sets the output voltage swing. For example, to achieve the maximum swing of 3.75V into 25 $\Omega$  (50 $\Omega$  internal back-terminated impedance in parallel with a 50 $\Omega$  forward load), a 15mA source must be used (Isource\*10\*25 $\Omega$  =150mA\*25 $\Omega$  = 3.75V).

Figure 2 Output Level Control







Figure 3. TQ8213 Pinout -Top View



Note: Heat Spreader is at VDD volts.



Pin No.	Grid Re	<i>Description</i> f. Signal	Type and Freq. or Bit Rate	Description
Data Mi	ultiplexing (	Configuration		
17 16	A14 A15	MODE(0) MODE(1)		MODE(1) = N.C., MODE(0) = N.C. = 8:1 multiplexing MODE(1) = N.C., MODE(0) = VEE = 16:1 multiplexing MODE(1) = VEE, MODE(0) = N.C. = 32:1 multiplexing
155.52	<i>MHz</i> , 77.76	MHz		
141	P11	TD1(0)	Input TTL 155.52 MHz, 77.76 MHz	Byte #1, Most significant byte. Byte wide 155.52 MHz, or 77.76 MHz input data. TD1(0) is the MSb
140	R11	TD1(1)	Input TTL	Mux input data bit.
139	T11	TD1(2)	Input TTL	Mux input data bit.
138	U11	TD1(3)	Input TTL	Mux input data bit.
134	U10	TD1(4)	Input TTL	Mux input data bit.
132	T9	TD1(5)	Input TTL	Mux input data bit.
135	R10	TD1(6)	Input TTL	Mux input data bit.
136	P10	TD1(7)	Input TTL	Byte 1 Mux input data bit. TD1(7) is the least significant bit.
131	P9	TDPAR1	Input TTL	Parity bit signal for the byte wide data at TD1(0) to TD1(7). The parity bit is defined to be in parallel with the byte wide data at TD1(0) to TD1(7) from which it was calculated.
125	U7	TD2(0)	Input TTL 155.52 MHz or 77.76 MHz	Byte #2 Byte wide 155.52 MHz or 77.76 MHz Mux input data. <b>TD2(0)</b> is the most significant bit.
124	T7	TD2(1)	Input TTL	Mux input data bit.
123	U6	TD2(2)	Input TTL	Mux input data bit.
122	R7	TD2(3)	Input TTL	Mux input data bit.
119	U5	TD2(4)	Input TTL	Mux input data bit.
118	R6	TD2(5)	Input TTL	Mux input data bit.
117	T5	TD2(6)	Input TTL	Mux input data bit.
116	U4	TD2(7)	Input TTL	Byte 2 Mux input data bit. TD2(7) is LSb
130	R9	TDPAR2	Input TTL	Parity bit signal for the byte wide data at TD2(0) to TD2(7). The parity bit is defined to be in parallel with the byte wide data at TD2(0) to TD2(7) from which it was calculated.
77.76 N	1Hz Interfac	e		
90	L2	TD3(0)	Input TTL 77.76Mb/s	Byte #3 Byte wide 77.76Mb/s input data. <b>TD3(0) is the MSb.</b>
89	P1	TD3(1)	Input TTL	Mux input data bit.
88	N1	TD3(2)	Input TTL	Mux input data bit.
87	M1	TD3(3)	Input TTL	Mux input data bit.
84	КЗ	TD3(4)	Input TTL	Mux input data bit.
83	K2	TD3(5)	Input TTL	Mux input data bit.
82	K1	TD3(6)	Input TTL	Mux input data bit.
81	J3	TD3(7)	Input TTL	Byte 3 Mux input data bit. TD3(7) is the least significant bit.



Table 1	. Sianal	Description	(continued)

Pin No.	Grid Ref.	Signal	Type and Freq. or Bit Rate	Description
79	J2	TDPAR3	ΠL	Parity bit signal for the byte wide data at TD3(0) to TD3(7). The parity bit is defined to be in parallel with the byte wide data at TD3(0) to TD3(7) from which it was calculated.
73	G1	TD4(0)	Input TTL 77.76Mb/s	Byte #4 Byte wide 77.76Mb/s input data. <b>TD4(0) is the most</b> significant bit.
72	G2	TD4(1)	Input TTL	Mux input data bit.
71	F1	TD4(2)	Input TTL	Mux input data bit.
70	F2	TD4(3)	Input TTL	Mux input data bit.
67	E1	TD4(4)	Input TTL	Mux input data bit.
66	E2	TD4(5)	Input TTL	Mux input data bit.
65	F3	TD4(6)	Input TTL	Mux input data bit.
64	D1	TD4(7)	Input TTL	Byte 4 Mux input data bit. TD4(7) is the least significant bit.
78	J1	TDPAR4	Input TTL	Parity bit signal for the byte wide data at TD4(0) to TD4(7).  The parity bit is defined to be in parallel with the byte wide data at TD4(0) to TD4(7) from which it was calculated.
170	P17	CK311	Output PECL 311.04 MHz	311.04 MHz clock output. Must be externally terminated by $R_{Te}\Omega$ to $V_{TTe}.$
171	N17	NCK311	Output PECL 311.04MHz	Complement of CK311. Must be externally terminated by $R_{Te}\Omega$ to $V_{TTe}.$
169	N16	CK155	Output PECL 155.52 MHz	155.52 MHz clock output. Must be externally terminated by $R_{Te}\Omega$ to $V_{TTe}.$
168	M15	CK78	Output TTL 77.76 MHz	77.76 MHz clock output.
167	N15	CK39	Output PECL 38.88 MHz	38.88 MHz clock output. Must be externally terminated by $R_{Te}\Omega$ to $V_{TTe}.$
201	E17	TDPERR	Output TTL 38.88 MHz	Parity alarm flag. Active low TTL logic signal indicating the detection of a parity error. Remains low for at least 25 ns when active.
200	E15	PARALM	Ouput PECL 38.88 MHz	Parity alarm flag. Active high PECL logic signal indicating the detection of a parity error. Remains high for at least 25 ns when active. Must be externally terminated by $R_{\text{Te}}\Omega$ to $V_{\text{TTe}}$ .
2.5Gb/s C	Output Interf	ace		
29	A9	DOUT	Output AC 2.48832 Gb/s	High speed differential data output. DOUT is true output. Must be AC coupled.
30	A8	NDOUT	Output AC 2.48832Gb/s	Complement of DOUT. Must be AC coupled.
22	B11	VSYMX	Input Analog DC (Note 2)	Rise/fall time symmetry adjust control signal input. Input impedance is typically 10 k $\Omega$ .
38	D7	VLEVEL (Note 2)	Input Analog DC	Output data amplitude adjustment control signal input. Input impedance is typically 10 k $\Omega$ .
26,27,28 31,32,33	B9,C9,D9 B8,C8,D8	VDRIVE	Power rail DC	Power supply input for high power output stage, nominally at (VDD+3.3 V) or VDD.



### PRELIMINARY DATA SHEET

Table 1. Signal Description (continued)

Pin No.	Grid Ref.	Signal	Type and Freq. or Bit Rate	Description
34	A7	VSEN1	Output Analog DC	Output current level sensing pin. VSEN1 voltage is directly proportional to the output current level at DOUT and NDOUT.
37	A6	VSEN10	I/O Analog DC	Output current level reference pin. When driven with an external current source at exactly 1/10 the output current level on DOUT and NDOUT, the voltage at VSEN10 is the equal to VSEN1.
Phase-Lo	ocked Loop I	Elements		
182	J14	VOSC	Power rail DC	Power supply for the internal VCO. VDD = VCO ON; VEE = VCO OFF
181	K17	VTUNEIN	Input Analog	Frequency tuning voltage for the internal VCO. Negative tune slope. Must be tied to VEE when using an external VCO.
50	A3	CLKIN	Input AC 2.48832 GHz	High frequency clock input. Must be AC coupled. The signal must be externally terminated by $R_{\text{Te}}$ $\Omega$ to $V_{\text{Tle}}$ . The clock reference level is derived from $V_{\text{Tle}}$ . <b>Must be externally terminated by 10k</b> $\Omega$ <b>to VEE when internal VCO is used.</b>
49	B3	NCLKIN	Input AC 2.48832 GHz	Complement of CLKIN
176	M17	HCKOUT	Output AC 2.48832 GHz	High speed clock monitor tap. 60mVpp with a $50\Omega$ . load.
199	F17	CLKSEL	ΠL	Clock select signal for choosing between external or internal clock source as the active clock.  NC = External Clock Source; VEE = Internal VCO
164	T17	REFCLK	Input PECL Reference Clock	Reference clock input to internal phase/frequency detector. Values at REFSEL(0:2) must correspond to the reference clock frequency being used. This signal must be externally terminated by $R_{\text{Te}}\Omega$ to $V_{\text{TTe}}$ . When not in use tie to $V_{\text{TTe}}$ .
165	R17	REFCLKT	Input TTL Reference Clock	Reference clock input to internal phase/frequency detector. Values at REFSEL(0:2) must correspond to the reference clock frequency being used. When not in use tie to VEE.
196 197 198	F15 F14 E16	REFSEL0 REFSEL1 REFSEL2	ΠL ΠL ΠL	Reference Clock Frequency Select  (REFSEL0 = REFSEL1 = REFSEL2 = VEE) 19.44 MHz  (REFSEL0 = VDD, REFSEL1 = REFSEL2 = VEE) 38.88 MHz  (REFSEL0 = REFSEL2 = VEE, REFSEL1 = VDD) 51.84 MHz  (REFSEL0 = REFSEL1 = VDD, REFSEL2 = VEE) 77.76 MHz  (REFSEL0 = VDD, REFSEL1 = VEE, REFSEL2 = VDD) 155.02MHz  (REFSEL0 = VEE, REFSEL1 = REFSEL2 = VDD) 311.04 MHz  (REFSEL0 = REFSEL1 = REFSEL2 = VDD) 622.08 MHz
180	L17	VTUNEO	Output Analog	Internal PLL charge pump loop filter output. Connection for external components for the internal PLL charge pump loop filter and to VCO tune input.



### PRELIMINARY DATA SHEET

Table 1 Signal Description (continued)

Pin No.	Signal De Grid Ref.			Freq. or Bi	t Rate		Description	on		
	ins and Spar		71							
14	C11	RESET	Input PEC	CL		Chip rese	•	v). When no	ot used mu	st be tied to VDI
160	P15	PARSEL	Input TTL	Input TTL			RSEL=NC and the second	•		check is e odd parity
159	U17	ID	Output Ar	nalog		Part level	identification	on. Voltage	at ID indica	tes device type.
187	H14	PLLVDD	Input DC			PLL posit	ive supply v	oltage.		
188	H15	PLLVEE				PLL supp	ly return.			
Signal	Description	on		Pin Numb	er,Grid Re	ference				
VDD	Positive ra	ail supply v	oltage	9,D12 54,C3 103,P4 99,R2 178,K15 206,D14	25,A10 55,D3 104,P3 158,R15 192,G14 145,U14	24,B10 53,D4 109,P5 157,P14 191,G15 100,N4	21,C10 62,F4 113,R5 161,N14 207,C15 86,L1	20,D10 68,G4 114,P6 166,M14 208,C16 69,G3	42,C6 74,H4 120,P7 172,L14 6,C14	48,D5 94,M4 127,R8 173,L15 47,C4
VEE	Negative rail supply voltage		101,N3 150,R13 175,L16 51,A2 177,K14	102,P2 153,P13 193,G16 52,B2 184,J16	105,R3 154,R14 1,B16 60,D2 205,D16	106,T2 155,T15 2,C17 61,E3 15,D11	112,U3 156,T16 35,B7 76,H2 162,R16	128,T8 163,P16 36,C7 85,K4	137,T10 174,M16 43,D6 93,M3	
NC	DO NOT C	ONNECT		3,B17 12,B12 44,C5 95,R1 185,J17 202,D17 149,T14 75,H3	4,A16 13,C12 45,A4 96,M2 186,H17 203,E14 144,U13 98,N2	5,D13 18,A13 46,B4 107,U1 151,U15 204,D15 39,A5 77,H1	7,B15 19,A12 56,A1 108,U2 152,U16 121,T6 147,R12 91,L4	8,C13 23,A11 57,E4 110,R4 189,H16 133,U9 146,P12 63,C1	10,B14 40,B6 58,B1 111,T3 183,J15 142,U12 97,T1 80,J4	11,B13 41,B5 59,C2 115,T4 195,G17 148,T13 92,L3 126,P8

143,T12 179,K16

Notes: 1.Symbol definitions:

NC refers to a no-connect signal. Do Not Connect these pins! ECL refers to an Emitter Coupled Logic signal

129,U8

PECL refers to a Positive ECL

TTL refers to a Transistor-Transistor Logic signal

AC refers to AC coupled signal
This signal is internally generated and can be overdriven externally. 2.



### PRELIMINARY DATA SHEET

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	
Supply voltage	VDD-VEE	0	7	V	
Internal VCO Supply voltage	VOSC	VEE-0.5	VDD+0.5	V	
Output stage supply voltage	VDRIVE	VDD-0.5	VDD+5.0	V	
Inputs/Outputs		VEE-0.5	VDD+0.5	V	
Tstg, Storage Temperature		-55	150	°C	
Tc, Maximum Case Operating Temperature			125	°C	
Tj, Maximum junction tempera	150	°C			
Electrostatic Discharge (100 pf	<sup>-</sup> , 1.5 kΩ)		1000	V	

Notes: 1. The internal VCO specification applies when Tc is within operating range. The internal VCO is operational down to -20°

Table 3. DC Operating Ranges

Signal	Symbol	Parameter	Min	Тур	Max	Units
VDD-VEE	$V_{DD}$ - $V_{EE}$	Supply voltage range	4.75	5.00	5.25	
(Note 1)						
VOSC	V <sub>osc</sub>	Internal VCO supply	-	VDD	-	V
(Note 1)	losc	Supply current for internal VCO		14		mΑ
PLLVDD-PLLVEE	P <sub>VDD</sub> -P <sub>VE</sub>	E PLL supply voltage	-	VDD	-	V
(Note 1)	$I_{PLL}$	Supply current for internal VCO			40	mΑ
VDRIVE	V <sub>drive</sub>	Output stage power supply	+5.0	+10	+10.5	V
(Note 1)	$I_{drive}$	Supply current for output stage			150	mΑ
	T <sub>c</sub>	Case temperature measured at the case	-40		125	°C

Notes: 1. No special power up sequence is required.

2. VEE at operating range.

Table 4. Power Dissipation

Low Speed Outputs	Driver Mod Current (mA)	VDD (V)	VDRIVE (V)	Typ Power (W)	Max Power (W)
Open	0	5.0	5.0		3.33
Open	0	5.25	5.25		4.06
Open	20 (Note 1)	5.0	5.0		3.51
Open	20	5.25	5.0		4.24
Open	60	5.0	6.75		3.96
Open	60	5.25	6.75		4.69
Open	75	5.0	10.5		4.62
Open	75	5.25	10.5	4.72	5.35
Fully Loaded	0	5.0	-		3.53

**Notes:** 1. Using a Lucent D-372 laser with 20 mA of modulation current will generate 3 dBm of optical power.



### PRELIMINARY DATA SHEET

Table 4. Recommended External Loop Filter Values (for 500MHz/V KVCO)

(70.000						
REFCLK Frequency (MHz)	Resistor Value R1 $(\Omega)$	Capacitor Value C1 (μF)	Capacitor Value C2 (pF)			
19.44	2.2k	0.1	5.1			
38.88	1.2k	0.1	8.6			
51.84	910	0.1	11.2			
77.76	600	0.1	17			
155.52	600	0.1	17			
311.04	600	0.1	17			
622.08	600	0.1	17			




Table 6. VCO Control Signal Specifications

Signal	Symbol	Parameter	Min	Тур	Max	Units
VTUNEO	V <sub>range</sub>	VTUNEO voltage range (Note 1)		2.5		V
	KVÕ	VCO VTUNE voltage gain		500		MHz/V
	$f_{range}$	VCO frequency range when using internal PLL	1	950 - 2700		MHz

Notes: 1. A VTUNEO voltage of 2.5V corresponds to approximatey a 2.5GHz center frequency.

Table 7. Driver Control Signal Specifications

Signal	Symbol	Parameter	Min	Тур	Max	Units
VSYMX	V <sub>symx</sub>	VSYMX overdrive voltage linear range	V <sub>def</sub> -1	V <sub>def</sub>	V <sub>def</sub> +1	V
	A <sub>symx</sub>	Output data crossing level adjust gain		15		%/ <b>V</b>
	$V_{def}$	Default output level (Note 1)		1.88		V
	$Z_{symx}$	VSYMX input impedance		10		$k\Omega$
VLEVEL	V <sub>level</sub>	VLEVEL overdrive voltage linear range	0.5	-	2.5	V
	$A_{amp}$	Output data amplitude adjust gain		1.6		V/V
	$Z_{level}$	VLEVEL input impedance		10		$k\Omega$
VSEN1	R <sub>sen1</sub>	VSEN1 equivalent resistance	4.5	5	5.5	Ω
	I <sub>sen1</sub>	VSEN1 input current range	20		150	mΑ
VSEN10	R <sub>sen10</sub>	VSEN10 equivalent resistance	45	50	55	Ω
	I <sub>sen10</sub>	VSEN10 input current range	2		15	mΑ



#### PRELIMINARY DATA SHEET

Table 8. 2.5GHz and 2.5Gb/s High Speed Signal Specifications

Signal	Symbol	Description	Min	Nom	Max	Units
CLKIN	tcki	Input clock period	370.4 ps	401.88 ps	250 ns	
NCKLIN	tckdc	Input clock duty cycle (Note 1)	40	50	60	%
	Vpp	Input clock peak-to-peak voltage	1000	1200	1400	mV
DOUT	Tpw	Output data pulse width	95	100	105	%
NDOUT	Trise	Output data rise time	-	-	130	ps
(Note 2)	Tfall	Output data fall time	-	-	130	ps
	Jpp	Output data peak-peak jitter (Note 3)	-	8	20	ps
	V <sub>mean_max</sub>	Output data mean pk-pk for high output applications; Vdrive = +10 V		3.75		V
	$V_{\text{mean}\_{\text{min}}}$	Output data mean pk-pk for high output applications; Vdrive = +5 V		0.5		V
	$X_{ingmin}$	Min. data crossing level adjustment range with VSYMX at 1.38	30	35	40	%
	Xingmax	Max. data crossing level adjustment range with VSYMX at 2.38	60	65	70	%
	DXing	Absolute variation in output data crossing level over full VLEVEL operating range	-5	-	+5	%
	%over	Overshoot	-	-	10	%
	%under	Undershoot	-	-	10	%
	%ripple	Ripple	-	-	10	%
HCKOUT	thcko	High speed output clock period	-	401.88	-	ps
	Vpp	High speed output clock peak-to-peak voltage	10	-	-	mV
	R <sub>Te</sub>	High speed output clock output impedance	45	50	55	Ω

Notes: 1.Defined as percentage of the input clock period. Duty cycle is measured at the average voltage of the signal.

2. Refer to Figure 9. All specifications for output data apply under the following conditions:

Output Data Pattern: 2<sup>23</sup>-1 PRBS, 2.48832 Gbit/s

DOUT and NDOUT termination: 50  $\Omega$  to VEE Termination network return loss: >20 dB, 0 to 1 GHz

>10 dB, 1 to 3 GHz >6 dB, 3 to 5 GHz

Vlevel: over specified operating range VSYMX: over specified operating range adjusted to give 50% data crossing

Table 9. Jitter Transfer Performance

Symbol	Description	Nom	Max	Units
J <sub>peaking</sub>	Peak Gain in Transfer Curve	0.02	0.1	dB
f <sub>c</sub>	Corner Frequency Transfer Curve	1.54	2.0	MHz

Note: Jitter Transfer measurments were
 performed with the PLL loop filter values
 specified in Table 5. The method used is
 outlined in a Jitter Bench application note
 available upon request. The values listed as nominal were performed under the following

conditions: DOUT = 3.5 Vp-p

VDD = 5 V Tcase = 60 C



<sup>3.</sup> Specified as the peak to peak jitter shown in Figure 9. This specification does not include the reference clock and measurement system jitter. This is accomplished by first measuring the peak-to-peak jitter of the reference clock and subtracting this value from the measured peak-to-peak jitter for the device under test using the same measurement system.

Figure 4. Typical Jitter Transfer Curve (REFCLK = 77.76 MHz)




Table 10. Jitter Generation Performance

Jitter Generation	Nom	Max	Units
J <sub>PP</sub>	6.0	20	ps
$J_{RMS}$	1.0	2.0	ps

Note: Jitter Generation measurments were performed with the PLL loop filter values specified in Table 5. The method used is outlined in a Jitter Bench application note available upon request. The values listed as nominal were performed under the following conditions: Data Rate = 2.48832 Gb/s

DOUT = 3.5 Vp-p VDD = 5 V Tcase = 60 C



#### PRELIMINARY DATA SHEET

Table 11. PECL Interface Specifications

Signal	Symbol	Description	Min	Nom	Max	Units
CK311	tckdc	Output clock duty cycle (Note 2)	40	50	60	%
NCK311	tckr	Output clock rise time (20% to 80%)			750	ps
CK155	tckf	Output clock fall time (20% to 80%)			750	ps
CK39	Voh	Output clock high level	$V_{DD}$ -1.0		$V_{DD}$ -0.6	V
(Note 1)	Vol	Output clock low level	$V_{TTe}$		V <sub>DD</sub> -1.6	V
	Vamp	Output clock amplitude (Note 3)	+/-350			mV
RESET	trf	Reset fall time (20% to 80%)			300	ps
REFCLK	Vih	Input high level	V <sub>DD</sub> -1.05		$V_{DD}$ -0.4	V
	Vil	Input low level	$V_{TTe}$		$V_{DD}$ -1.55	V
PARALM	Voh	Output high level	V <sub>DD</sub> -1.0		V <sub>DD</sub> -0.6	٧
	Vol	Output low level	$V_{TTe}$		$V_{DD}$ -1.6	V

Notes:

- 1. All specifications apply with CK311 CK155 and CK39 terminated with  $R_{Te}\,\Omega$  to  $V_{TTe}.$
- 2.Output clock duty cycle is measured at the mean voltage of the signal and nominal input clock frequency of 2.48832GHz.
- 3.The CK311, CK155 and CK39 clock output amplitude is measured with respect to the mean voltage of the signal.

Table 12. TTL Interface Specifications

Signal	Symbol	Description	Min	Nom	Max	Units
CK78	tckdc	78 MHz output clock duty cycle (Note 1)	40	50	60	%
LOCK	tckr	78 MHz output clock rise time (20% to 80%)	,			
<b>TDPERR</b>	tckf	78 MHz output clock fall time (20% to 80%)			2000	ps
(Note 2)	Voh	Logic output high level	2.4		$V_{DD}$	V
	Vol	Logic output low level	$V_EE$		0.4	V
	Cload	Output load capacitance		20		рF
TD1(0:7)-	Tsu	Input data setup time (Note 2)			500	ps
TD4(0:7)	Tho	Input data hold time (Note 2)			2500	ps
TDPAR1-	Vih	Input data high voltage (Note 3)	V <sub>DD</sub> -3.0		$V_{DD}$	V
TDPAR4	Vil	Input data low voltage (Note 3)	$V_EE$		V <sub>EE</sub> +0.8	V
	lih	Input data high-level input current	=	-	200	uA
	lil	Input data low-level input current	-400	-200	-	uA
	Cin	Input data capacitance		10		рF
MODE(0:1	1)Vih	Logic input high level	2.0		$V_{DD}$	٧
PARSEL	Vil	Logic input low level	$V_{E\!E}$		8.0	V
REFSEL(C	):2)					
REFCLKT						

Notes:

- 1.Output clock duty cycle is measured at the mean voltage of the signal and nominal input clock frequency of 2.48832GHz.
- 2.The parity alarm flag TDPERR is an active LOW TTL signal. When a parity error is detected, TDPERR must remain active (logic LOW) for the minimum duration of 25 ns. The occurrence of further parity errors during this hold time when TDPERR is active will be ignored.
- 3.Tsu and Tho are specified relative to the <u>rising</u> edge of CK78 and the <u>falling</u> edge of CK155. See Figure 5 and Figure 6. Input data edge jitter is not included in the specifications. The input data bus bits are assumed to be free of any skewing in time. The specifications apply under the following conditions:

Input data rise/fall time: < 800ps (20% to 80%)

Input data: 2<sup>23</sup>-1 PRBS, 16x155 Mb/s or 32x77.76 Mb/s

Output clock frequency: 155.52MHz or 311.04MHz

Output CK155 termination: RTe to VTTe



Figure 5. AC Timing: 155.52 Mb/s






Figure 6. AC Timing: 77.76 Mb/s










Table 13. Output Clock Timing Relationships

Symbol	Description	Тур	Max Units
T <sub>CK155</sub>	CK311 to CK155 timing relation	502	pS
T <sub>CK78</sub>	CK311 to CK78 timing relation	78	pS
T <sub>CK39</sub>	CK311 to CK39 timing relation	1800	pS

Figure 8. Reference and Bus Clock Timing Relationship





Table 14. Reference and Bus Clock Timing Relationship

REFCLK	Bus Clock	Symbol	Description	Min	Тур	Max	Units
77.76 MHz TTL	CK78	T <sub>SKEW</sub>	Falling Edge Time Offset	10.2	11.2	12.5	nS
77.76 MHz PECL	CK78	T <sub>SKEW</sub>	Falling Edge Time Offset	10.1	11.1	12.3	nS
155.52 MHz TTL	CK155	T <sub>SKEW</sub>	Falling Edge Time Offset	5.0	5.7	6.7	nS
155.52 MHz PECL	CK155	T <sub>SKEW</sub>	Falling Edge Time Offset	4.9	5.6	6.5	nS



Figure 9. 2.5 Gb/s Output Data Eye Diagram



 $T_{pw} =$  half of input waveform period

maximum peak-to-peak voltage

 $\begin{array}{ll} V_{min} = & minimum \ peak-to-peak \ voltage \ (eye \ interior) \\ V_{mean} = & Mean \ peak-to-peak \ voltage \ (mean \ eye \ opening) \\ T_{rise} = & 20\% \ to \ 80\% \ rise \ time, \ mean \ '0' \ to \ mean \ '1' \\ T_{fall} = & 20\% \ to \ 80\% \ fall \ time, \ mean \ '0' \ to \ mean \ '1' \end{array}$ 

%over = Vover/Vmean X 100%
%under = Vunder/Vmean X 100%
%ripple = Vripple/Vmean X 100%


J<sub>pp</sub> = peak-to-peak data crossing jitter

Note: mimimum display persistence of 2 s is assmed for the above measurements.



TELECOM PRODUCTS

Figure 10. Typical 2.5 Gb/s Output Data Eye Scope Shot





# Typical Application

Figure 8. TTL 16:1 Multiplexing Application with Internal PLL and VCO








Figure 9. 32:1 Multiplexing Application with External PLL and Internal VCO





Figrure 10. 208-pin BGA Mechanical Dimensions






Table 9. 208-pin BGA Dimensions

Symbol	Parameter	Min	Nom	Max
	Overall Thickness	1.45	1.55	1.65
A1	Ball Height	0.60	0.65	0.70
D	Body Size	22.80	23.00	23.20
D1	Ball Footprint	2	0.32 (BSC.)	)
Е	Body Size	22.80	23.00	23.20
E1	Ball Footprint	2	0.32 (BSC.)	)
b	Ball Diameter	0.65	0.75	0.85
С	Body Thickness	0.85	0.90	0.95
aaa	Seating Plane Clearance			0.15
е	Ball Pitch		1.27 TYP.	
Р	Encapsulation Clearance	0.15		
	·			

Note: All dimensions in millimeters (mm)

