



54F/74F784

8-Bit Serial/Parallel Multiplier with Adder/Subtractor

General Description

The 'F784 is an 8-bit by 1-bit sequential logic element that multiplies two numbers represented in twos complement notation. The device implements Booth's algorithm internally to produce a twos complement product that needs no subsequent correction. In addition to the serial product output (SP), an $S \pm B$ output is obtained with an internal adder/subtractor stage which adds a B bit to the SP product. Parallel inputs accept and store an 8-bit multiplicand (X_0-X_7). The add/subtract (\bar{A}/S), B_n and B_{n-1} inputs control the internal adder/subtractor stage. The multiplier word is then applied to the Y input in a serial bit stream, least significant bit first. The product is clocked out at the SP output and the product $\pm B$ at the $S \pm B$ output delayed by one clock cycle. Both appear least significant bit first.

The K input is used for expansion to longer X words, using two or more 'F784 devices by connecting the output (SP) of


one device to the K input of the other device. The Mode Control (M) input is used to establish the most significant device. An asynchronous Parallel Load (PL) input clears the internal flip-flops to the start condition and enables the X latches to accept new multiplicand data. The Parallel Load (PL) also clears the outputs (SP and $S \pm B$).

Features

- Twos complement multiplication
- 8-bit by 1-bit sequential logic element
- Includes product output (SP) and product $\pm B$ output ($S \pm B$)
- Parallel inputs accept and store an 8-bit multiplicand (X_0-X_7)
- K input is used for expansion to longer X words
- Combines the 'F384 and 'F385 in one chip


Ordering Code: See Section 5

Logic Symbol




Connection Diagrams

Pin Assignment
for DIP and SOIC



Pin Assignment
for LCC



Input Loading/Fan-Out: See Section 2

Pin Names	Description	54F/74F (U.L.) High/Low	I_{IH}/I_{IL} I_{OH}/I_{OL}
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA / -0.6 mA
K	Serial Expansion Input	1.0/1.0	20 μA / -0.6 mA
M	Mode Control Input	1.0/1.0	20 μA / -0.6 mA
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/2.0	20 μA / -1.2 mA
X_0-X_7	Multiplicand Data Inputs	1.0/1.0	20 μA / -0.6 mA
Y	Serial Multiplier Input	1.0/1.0	20 μA / -0.6 mA
\bar{A}/S	Add/Subtract	1.0/1.0	20 μA / -0.6 mA
B_n	Serial B Input	1.0/1.0	20 μA / -0.6 mA
B_{n-1}	Delayed Serial B Input	1.0/1.0	20 μA / -0.6 mA
$S \pm B$	Serial $X \cdot Y \pm B$ Output	50/33.3	-1 mA/20 mA
SP	Serial $X \cdot Y$ Product Output	50/33.3	-1 mA/20 mA

Functional Description

The 'F784 is a serial-parallel 8-bit multiplier. Also included is an adder/subtractor stage. The X word (multiplicand) is loaded into a register while simultaneously clearing the arithmetic cell flip-flops in preparation for a multiplication. The Y word (multiplier) is clocked in serially. (See *Figure A*).

Expansion capability is provided via the M and K inputs. The K (cascade) input is connected to the S_0 output of the more significant chip. The M (mode) input is used to determine whether the multiplicand is to be treated as a two's complement or unsigned number.

The 'F784 has logic to enable complex arithmetic to be performed. A serial adder/subtractor enables constants to be added to the product. Typically this feature would be used in FFT butterfly networks to reduce package count and power.

Two outputs are provided: the product XY and the product $XY \pm B$. Because of the internal adder/subtractor, a speed advantage is gained when using the 'F784 over using a separate adder and multiplier chip. (Refer to *Figure B*).

During a multiplication operation, the first clock cycle is used to load both the X word (multiplicand) and the first bit

of the Y word (operand) into the input registers. At this time there is no valid data at the SP output so that B bits added will not give the correct sum output. In order to load the first B bit on the same clock as X and Y, a B_{n-1} input is provided which delays the B data by one clock cycle. Thus, a valid output results.

Inputs			Function
\bar{A}/S	B_n	B_{n-1}	
L	H	C_n	Add C_n to product (C_n loaded at the same time as Y_n)
L	C_n	H	Add C_n to product (C_n must be delayed one clock cycle)
H	H	C_n	Subtract C_n from product (C_n loaded at the same time as Y_n)
H	C_n	H	Subtract C_n from product (C_n must be delayed one clock cycle)

L = LOW Voltage Level H = HIGH Voltage Level C_n = Constant

Function Table

Inputs						Internal	Outputs		Function
$\bar{P}L$	CP	K	M	X_i	Y		SP	$S \pm B$	
X	X	L	L	X	X	X	X	X	Most Significant Multiplier Device
X	X	CS	H	X	X	X	X	X	Devices Cascaded in Multiplier String
L	X	X	X	OP	X	L	L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers
H	X	X	X	X	X	X	X	X	Device Enabled
H	\uparrow	X	X	X	L	L	P	$P \pm B$	Shift Sum Register
H	\uparrow	X	X	X	L	H	P	$P \pm B$	Add Multiplicand to Sum Register and Shift
H	\uparrow	X	X	X	H	L	P	$P \pm B$	Subtract Multiplicand from Sum Register and Shift
H	\uparrow	X	X	X	H	H	P	$P \pm B$	Shift Sum Register

H = HIGH Voltage Level

L = LOW Voltage Level

\uparrow = LOW-to-HIGH Transition

CS = Connected to SP output of high order device

OP = X_i latches open for new data ($i = 0-7$)


P = Output as required per Booth's algorithm

$P \pm B$ = Product \pm a constant (delayed one clock cycle)

X = Immaterial

Logic Diagram

784



TL/F/10230-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FIGURE A

Timing Waveforms




FIGURE B

TL/F/10230-5

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output in LOW State (Max)

twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	−55°C to +125°C
Commercial	0°C to +70°C

Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5		V	Min	I _{OH} = −1 mA
		74F 10% V _{CC}	2.5				I _{OH} = −1 mA
		74F 5% V _{CC}	2.7				I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA
		74F 10% V _{CC}		0.5			I _{OL} = 20 mA
I _{IH}	Input HIGH Current	54F		20.0	μA	Max	V _{IN} = 2.7V
		74F		5.0			
I _{BVI}	Input HIGH Current Breakdown Test	54F		100	μA	Max	V _{IN} = 7.0V
		74F		7.0			
I _{CEX}	Output HIGH Leakage Current	54F		250	μA	Max	V _{OUT} = V _{CC}
		74F		50			
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6	mA	Max	V _{IN} = 0.5V (Except PL)
				−1.2		Max	V _{IN} = 0.5V (PL)
I _{OS}	Output Short-Circuit Current		−60	−150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current		70	100	mA	Max	V _O = HIGH

AC Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} =$ Mil $C_L = 50\text{ pF}$		$T_A, V_{CC} =$ Com $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	50	65				50		MHz	2-1
t _{PHL}	Propagation Delay PL to SP	6.0	10.0	13.0			5.0	14.5	ns	2-3
t _{PHL}	Propagation Delay PL to S ± B	5.5	9.5	12.0			4.5	13.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to SP	4.0 4.5	6.5 8.0	9.0 10.5			3.5 4.0	10.0 12.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to S ± B	4.0 4.0	7.0 7.0	9.0 9.0			3.5 3.5	10.0 10.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$			$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Typ	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW K to CP	9.0 9.0					10.0 10.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW K to CP	2.0 2.0					2.0 2.0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW Y to CP	15.0 15.0					15.0 15.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW Y to CP	2.0 2.0					2.0 2.0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW X to $\overline{\text{PL}}$	3.0 6.0					4.0 7.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW X to $\overline{\text{PL}}$	2.0 4.0					2.0 4.0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW B_n to CP	7.0 7.0					8.0 8.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW B_n to CP	0 0					0 0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW A/\overline{S} to CP	12.0 12.0					13.0 13.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW A/\overline{S} to CP	0 0					0 0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW B_{n-1} to CP	5.0 5.0					5.0 5.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW B_{n-1} to CP	1.0 1.0					2.0 2.0			
$t_W(\text{L})$	$\overline{\text{PL}}$ Pulse Width, LOW	6.5					7.0		ns	2-4
$t_W(\text{H})$ $t_W(\text{L})$	CP Pulse Width HIGH or LOW	7.0 7.0					7.0 7.0		ns	2-4
t_{rec}	Recovery Time $\overline{\text{PL}}$ to CP	6.0					10.0		ns	2-6