

## $\mu$ A 198/298/398 Monolithic Sample and Hold Amplifiers

Data Acquisition Products


### General Description

The  $\mu$ A198/298/398 are Monolithic Sample and Hold Amplifiers which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is typically 4  $\mu$ s to 0.1%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the  $\mu$ A198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of  $10^{10} \Omega$  allows high source impedances to be used without degrading accuracy.


P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1  $\mu$ F hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees excellent feedthrough rejection from input to output in the hold mode even for input signals equal to the supply voltages.

- OPERATES FROM  $\pm 5$  V TO  $\pm 18$  V SUPPLIES
- ACQUISITION TIME TO .1% TYPICALLY 4  $\mu$ s
- TTL, PMOS, CMOS COMPATIBLE LOGIC INPUT
- 1.4 V DIFFERENTIAL THRESHOLD
- 0.5 mV TYPICAL HOLD STEP AT  $C_H = 0.01 \mu$ F
- LOW INPUT OFFSET
- 0.002% GAIN ACCURACY
- LOW OUTPUT NOISE IN HOLD MODE
- HIGH SUPPLY REJECTION RATIO IN SAMPLE OR HOLD
- WIDE BANDWIDTH

### Functional Diagram



### Connection Diagram 8-Pin Metal Package




(Top View)

### Order Information

Type	Package	Code	Part No.
$\mu$ A 198	Metal	5W	$\mu$ A198HM
$\mu$ A 298	Metal	5W	$\mu$ A298HC
$\mu$ A 398	Metal	5W	$\mu$ A398HC

### Connection Diagram 8-Pin DIP



(Top View)

### Order Information

Type	Package	Code	Part No.
$\mu$ A 198	Molded	6T	$\mu$ A 198RM
$\mu$ A 298	Molded	6T	$\mu$ A 298RC
$\mu$ A 398	Molded	6T	$\mu$ A 398RC

**Absolute Maximum Ratings**

Supply Voltage	$\pm 18\text{ V}$
Power Dissipation (Package Limitation) (Note 1)	500 mW
Operating Ambient Temperature Range	
$\mu\text{A}198$	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
$\mu\text{A}298$	$-25^\circ\text{C}$ to $+85^\circ\text{C}$
$\mu\text{A}398$	$0^\circ\text{C}$ to $+70^\circ\text{C}$

Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Input Voltage	Equal to Supply Voltage
Logic-to-Logic Reference Differential Voltage (Note 2)	$+7\text{ V}$ , $-30\text{ V}$
Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10 s
Pin Temperature (Soldering, 10 s)	$300^\circ\text{C}$

**$\mu\text{A}198/\mu\text{A}298/\mu\text{A}398$   
Electrical Characteristics**


Characteristic	Conditions (Note 3)	$\mu\text{A}198/\mu\text{A}298$			$\mu\text{A}398$			Unit
		Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage (Note 6)	$T_J = 25^\circ\text{C}$ Full Temperature Range		1	3		2	7	mV
				5			10	50
Input Bias Current (Note 6)	$T_J = 25^\circ\text{C}$ Full Temperature Range		5	25		10	50	nA
				75			100	nA
Input Impedance	$T_J = 25^\circ\text{C}$		$10^{10}$			$10^{10}$		$\Omega$
Gain Error	$T_J = 25^\circ\text{C}$ , $R_L = 10\text{ k}$ Full Temperature Range		0.002	0.005		0.004	0.01	%
				0.02			0.02	%
Feedthrough Attenuation Ratio at 1 kHz	$T_J = 25^\circ\text{C}$ , $C_H = 0.01\ \mu\text{F}$ $V_7 = V_8 = 0\text{ V}$	86	96		80	90		dB
Output Impedance	$T_J = 25^\circ\text{C}$ , "HOLD" mode Full Temperature Range		0.5	2		0.5	4	$\Omega$
				4			6	$\Omega$
"HOLD" Step (Note 4)	$T_J = 25^\circ\text{C}$ , $C_H = 0.01\ \mu\text{F}$ , $V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV
Supply Current (Note 6)	$T_J \geq 25^\circ\text{C}$		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	$T_J = 25^\circ\text{C}$		2	10		2	10	$\mu\text{A}$
Leakage Current into Hold Capacitor (Note 6)	$T_J = 25^\circ\text{C}$ (Note 5) Hold Mode		30	100		30	200	pA
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$ , $C_H = 1000\text{ pF}$ $C_H = 0.01\ \mu\text{F}$		4			4		$\mu\text{s}$
			20			20		$\mu\text{s}$
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2\text{ V}$		5			5		mA
Supply Voltage Rejection Ratio	$V_{OUT} = 0$	80	110		80	110		dB
Differential Logic Threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	0.8	1.4	2.4	V

**Notes**


- The maximum junction temperature of the  $\mu\text{A}198$  is  $150^\circ\text{C}$ , for the  $\mu\text{A}298$  is  $115^\circ\text{C}$ , and for the  $\mu\text{A}398$  is  $100^\circ\text{C}$ . When operating at elevated ambient temperature, the TO-5 package must be derated based on a thermal resistance ( $\theta_{JA}$ ) of  $150^\circ\text{C/W}$  and the R package at ( $\theta_{JA}$ ) of  $130^\circ\text{C/W}$ .
- Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.
- Unless otherwise specified, the following conditions apply. Unit is in "sample" mode,  $V_S = \pm 15\text{ V}$ ,  $T_J = 25^\circ\text{C}$ ,  $-11.5\text{ V} \leq V_{IN} \leq +11.5\text{ V}$ ,  $C_H = 0.01\ \mu\text{F}$ , and  $R_L = 10\text{ k}\Omega$ . Logic reference voltage = 0 V and logic voltage = 2.5 V.
- Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5 V logic swing and a 0.01  $\mu\text{F}$  hold capacitor. Magnitude of the hold step is inversely proportional to capacitor value.
- Leakage current is measured at a junction temperature of  $25^\circ\text{C}$ . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the  $25^\circ\text{C}$  value for each  $11^\circ\text{C}$  increase in chip temperature. Leakage is guaranteed over full input signal range.
- These parameters guaranteed over a supply voltage range of  $\pm 5$  to  $\pm 18\text{ V}$ .

Typical Performance Curves


Aperture Time




Capacitor Hysteresis




Leakage Current Into Hold Capacitor




Dynamic Sampling Error



Output Droop Rate




Gain Error




7


Hold Step



"Hold" Settling Time




Phase and Gain (Input to Output, Small Signal)




Typical Performance Curves (Cont.)


Output Short-Circuit Current




Power Supply Rejection




Output Noise




Input Bias Current




Hold Step vs Input Voltage



Feedthrough Rejection Ratio (Hold Mode)




Acquisition Time




Typical Applications

X1 Sample and Hold



Typical Applications (Cont.)

X1000 Sample and Hold




Notes


For lower gains, the  $\mu A108$  must be frequency compensated

Use  $\approx \frac{100}{A_v}$  pF from comp 2 to ground

Sample and Difference Circuit  
(Output Follows Input in Hold Mode)




Differential Hold



7

Capacitor Hysteresis Compensation



Notes

\*Select for time constant  $C1 = \frac{T}{100k}$

\*\*Adjust for amplitude