

5V Dual Micropower Low Dropout Regulator with **ENABLE** and **RESET**

Description

The CS-8361 is a precision micropower dual voltage regulator with ENABLE and RESET.

The 5V standby output is accurate within ±2% while supplying loads of 100mA and has a typical dropout voltage of 400mV. Quiescent current is low, typically 140uA with a 300uA load. The active RESET output monitors the 5V standby output and holds the RESET line low during powerup and regulator dropout conditions. The RESET circuit includes hysteresis and is guaranteed to operate correctly with 1V on the standby output.

The second output tracks the 5V standby output through an external adjust lead, and can supply loads of 250mA with a typical dropout voltage of 400mV. The logic level **ENABLE** lead is used to control this tracking regulator output.

Both outputs are protected against overvoltage, short circuit, reverse battery and overtemperature conditions. The robustness and low quiescent current of the CS-8361 makes it not only well suited for automotive microprocessor applications, but for any battery powered microprocessor applications.

Features

- 2 Regulated Outputs Standby Output 5V ±2%; 100mA Tracking Output 5V; 250mA
- Low Dropout Voltage (0.4V at rated current)
- **RESET Option**
- **ENABLE Option**
- Low Quiescent Current
- Protection Features Independent Thermal Shutdown **Short Circuit** 74V Load Dump **Reverse Battery**

Package Options

16 Lead PDIP & SOIC Wide


V_{IN}E

YTRK [


NOF

⊟ v_{sтв∨}

DNC



Block Diagram



^{*} Consult factory for positive ENABLE option.



Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

SOIC Wide

PARAMETER

Absolute Maximum Ratings

Supply Voltage, V _{IN}	16V to 26V
Positive Transient Input Voltage, tr > 1ms	
Negative Transient Input Voltage, T < 100ms, 1% Duty Cycle	
Input Voltage Range (ENABLE, RESET)	
Operating Ambient Temperature Range	
Junction Temperature	
Storage Temperature Range	
ESD Susceptibility (Human Body Model)	
Lead Temperature Soldering	
Wave Solder (through hole styles only)	10 sec. max, 260°C peak
Reflow (SMD styles only)60 s	

Electrical Characteristics: $V_{OUT} + 1V \le V_{IN} \le 26V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $-40^{\circ}C \le T_{A} \le +125^{\circ}C$, $-40^{\circ}C \le T_{J} \le +150^{\circ}C$, unless otherwise specified.

Tracking Output (V _{TRK})					
$V_{STBY} - V_{TRK}$, V_{TRK} Tracking Error	$6V \ge V_{IN} \le 26V$ $100\mu A \le I_{TRK} \le 250 \text{mA (note 1)}$	-25		+25	mV
Adjust Pin Current, I _{Adj}	Loop in Regulation		1.5	5	μΑ
Line Regulation	$6V < V_{IN} \le 25V \text{ (note 1)}$		5	50	mV
Load Regulation	$100\mu A \le I_{TRK} \le 250 \text{mA (note 1)}$		5	50	mV
Dropout Voltage	$I_{TRK} = 100\mu A$ $I_{TRK} = 250 \text{mA}$		100 400	150 600	mV mV
Current Limit	$V_{IN} = 12V$, $V_{TRK} = 4.5$	275	500		mA
Quiescent Current	$ m V_{IN}$ = 12V, $ m I_{TRK}$ = 250mA No Load on $ m V_{STBY}$		25	50	mA
Reverse Current	$V_{TRK} = 5V$, $V_{IN} = 0V$		100	200	μΑ
Ripple Rejection	$\begin{split} f &= 120 Hz\text{, } I_{TRK} = 250 mA \\ V_{IN} &- V_{OUT} = 10 V \end{split}$	60	70		dB
Standby Output (V_{STBY}) Output Voltage, V_{STBY}	$6V \le V_{IN} \le 26V$ $100\mu A \le I_{STBY} \le 100mA$	4.90	5.00	5.10	v
Line Regulation	$6V \le V_{\rm IN} \le 26V$		5	50	mV
Load Regulation	$100\mu A \le I_{STBY} \le 100 \text{mA}$		5	50	mV
Dropout Voltage $I_{STBY} = 100 \mu A \\ I_{STBY} = 100 mA$			100 400	150 600	mV mV
Current Limit	rrent Limit $V_{IN} = 12V$, $V_{STBY} = 4.5V$		200		mA
Short Circuit Current $V_{IN} = 12V$, $V_{STBY} = 0V$		30	100		
	· IIV / · 21D1 - ·	~~~			mA
Quiescent Current	$V_{IN} = 12V$, $I_{STBY} = 100$ mA $I_{TRK} = 0$ mA		10	20	mA mA
Quiescent Current	$V_{IN} = 12V$, $I_{STBY} = 100 \text{mA}$			20 200	
Quiescent Current Reverse Current	V_{IN} = 12V, I_{STBY} = 100mA I_{TRK} = 0mA V_{IN} = 12V, I_{STBY} = 300 μ A		10		mA

Note 1: V_{TRK} connected to Adj lead. V_{TRK} can be set to higher values by using an external resistor divider.

Electrical Characteristics: $V_{OUT} + 1V \le V_{IN} \le 26V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $-40^{\circ}C \le T_{A} \le +125^{\circ}C$, $-40^{\circ}C \le T_{J} \le +150^{\circ}C$, unless otherwise specified.

PATRA CENTRA					
■ RESET and ENABLE Functions					
ENABLE Input Threshold		0.8	1.2	2.0	V
ENABLE Input Bias Current	$V_{ENABLE} = 0V$ to $10V$	-10	0	10	μΑ
RESET Threshold On (V_{RH})	$ m V_{STBY}$ Increasing	4.55	4.83	V_{STBY} -0.02	V
RESET Hysteresis		20	80	150	mV
RESET Threshold Off (V_{RL})	$ m V_{STBY}$ Decreasing	4.53	4.75	V_{STBY} -0.17	V
RESET O/P Leakage				25	μΑ
Output Voltage					
Low (V_{RLO}); $R_{RST} = 10k$	$1V \le VS_{TBY} \le V_{RL}$		0.1	0.4	V
Low (V _{RPEAK})	V _{STBY} , Power Up, Power Down	<u> </u>	0.6	1.0	V
■ Protection Circuitry (Both Outpu	its)				
Independent Thermal Shutdown	V_{STBY}	150	165		°C
	V_{TRK}	150	175		°C
Overvoltage Shutdown		30	34	38	V

	Package Lead Description				
					FUNCTION
7L TO-220	7L D²PAK	16L PDIP & SO Wide	20L SO Wide (Internally Fused Leads)		
1	1	16	20	V _{STBY}	Standby output voltage delivering 100mA.
2	2	1	1	V_{IN}	Input voltage.
3	3	2	2	V_{TRK}	Tracking output voltage controlled by ENABLE delivering 250mA.
4	4	4,5,12,13	4,5,6,7 14,15,16,17	Gnd	Reference ground connection.
5	5	7	8	Adj	Resistor divider from V_{TRK} to Adj. Sets the output voltage on V_{TRK} . If tied to V_{TRK} , V_{TRK} will track V_{STBY} .
6	6	8	10	ENABLE	Provides on/off control of the tracking output, active LOW.
7	7	9	11	RESET	CMOS compatible output lead that goes low whenever $V_{\rm STBY}$ falls out of regulation.
		3,6,10, 11,14,15	3,9,12,13, 18,19	NC	No Connection.

The ENABLE function switches the output transistor for V_{TRK} on and off. When the ENABLE lead voltage exceeds 1.4V(typ), V_{TRK} turns off. This input has several hundred milivolts of hysteresis to prevent spurious output activity during power-up or power-down.

RESERVATION

The RESET is an open collector NPN transistor, controlled by a low voltage detection circuit sensing the V_{STBY} (5V) output voltage. This circuit guarantees the RESET output stays below 1V (0.1V typ) when V_{STBY} is as low as 1V to ensure reliable operation of microprocessor-based systems.

This output uses the same type of output device as V_{STBY} , but is rated for 250mA. The output is configured as a tracking regulator of the standby output. By using the standby output as a voltage reference, giving the user an external programming lead (Adj lead), output voltages from 5V to 20V are easily realized. The programming is done with a simple resistor divider, and following the formula:

$$V_{TRK} = V_{STBY} \times (1 + R1/R2) + I_{Adj} \times R1$$

If another 5V output is needed, simply connect the Adj lead to the V_{TRK} output lead.

Application Notes

Output capacitors for the CS-8361 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40°C, capacitors rated at that temperature must be used.

More information on capacitor selection for Smart Regulators $^{\text{TM}}$ is available in the Smart Regulator application note, "Compensation for Linear Regulators."

Calculating Power Dissipation in a Duai Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is:

$$\begin{split} PD(max) &= \{V_{IN}(max) - V_{OUT1}(min)\}I_{OUT1}(max) + \\ &\{V_{IN}(max - V_{OUT2}(min)\}I_{OUT2}(max) + V_{IN}(max)IQ \end{split} \label{eq:pdf} \tag{1}$$

Where

 $V_{IN}(max)$ is the maximum input voltage,

V_{OUT1}(min) is the minimum output voltage from V_{OUT1},

V_{OUT2}(min) is the minimum output voltage from V_{OUT2},

I_{OUT1}(max) is the maximum output current, for the application

 $I_{OUT2}(max)$ is the maximum output current, for the application

 I_Q is the quiescent current the regulator consumes at $I_{\mbox{\scriptsize OUT}}(\mbox{\scriptsize max}).$

Once the value of PD(max) is known, the maximum permissible value of $R_{\Theta \mid A}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}\text{C - T}_{A}}{P_{D}} \tag{2}$$

The value of $R_{\Theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 1: Dual output regulator with key performance parameters labeled.

Application Notes: continued

Heat States

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta IA}$:

$$R_{\Theta IA} = R_{\Theta IC} + R_{\Theta CS} + R_{\Theta SA} \tag{3}$$

where:

 $R_{\Theta IC}$ = the junction–to–case thermal resistance,


 R_{OCS} = the case–to–heat sink thermal resistance, and

 $R_{\Theta SA}$ = the heat sink-to-ambient thermal resistance.

 $R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it too is a function of package type. $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heat sink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

Test & Application Circuits

5V, 8V Regulator




 $V_{TRK} \sim V_{STBY} (1 + R1/R2)$ For $V_{TRK} \sim 8V$, $R1/R2 \sim 0.6$

* C1 is required if regulator is located far from power supply filter.

** C2 and C3 are required for stability.

Dual 5V Regulator





* C1 is required if regulator is located far from power supply filter.


** C2 and C3 are required for stability.


Package Specification

	D			
Lead Count	Me	tric	En	glish
	Max	Min	Max	Min
16L SO Wide	10.46	10.21	.412	.402
16L PDIP	19.18	18.92	.755	.745
20L SO Wide (Internally Fused Leads)	12.95	12.70	.510	.500









	P(B) P. 300 mil vida
8.26 (325) 7.49 (295)	1.85 (.055) 1.40 (.055) 2.54 (.100) 4.32 (.170) MAX MIN. Some 8 and 16 lead packages may have 1/2 lead at the end of the package. All specs are the same.

Part Number	Description
CS-8361DP7	7L D ² PAK
CS-8361DPR7	7L D ² PAK, Tape & Reel
CS-8361T7	7L TO-220 (Straight)
CS-8361DW16	16L SO Wide
CS-8361DWR16	16L SO Wide, Tape & Reel
CS-8361N16	16L PDIP
CS-8361DW20	20L SO Wide
CS-8361DWR20	20L SO Wide, Tape & Reel

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.