

1.1 Scope.

This specification covers the detail requirements for a complete monolithic 12-bit, 1.25 Msp/s A/D converter with an on-chip, high performance sample-and-hold amplifier (SHA) and voltage reference.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD1671SQ/883B

1.2.3 Case Outline.

See outline dimension drawing for package outline:

Package	Description
Q-28	28-Pin Cerdip

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{CC} to ACOM	-0.5 V to +6.5 V
V_{EE} to ACOM	-6.5 V to +0.5 V
V_{LOGIC} to DCOM	-0.5 V to +6.5 V
ACOM to DCOM	-1 V to +1 V
V_{CC} to V_{LOGIC}	-6.5 V to +6.5 V
ENCODE to DCOM	-0.5 V to $V_{LOGIC} + 0.5$ V
REF IN, BPO/UPO to ACOM	-0.5 V to $V_{CC} + 0.5$ V
AIN to ACOM	-11 V to +11 V
Power Dissipation	1000 mW
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10 sec)	$+300^\circ\text{C}$

1.5 Thermal Characteristics.

Thermal Resistance θ_{JC}	$= 35^\circ\text{C/W}$
θ_{JA}	$= 120^\circ\text{C/W}$

AD1671 — SPECIFICATIONS

Table 1.



Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Test Condition	Units
Resolution	RES	1	12	12	12		Bits
Integral Nonlinearity	INL	1	2.5	2.5	3	All Codes Histogram	±LSB
Differential Nonlinearity	DNL	1	11	11	11	All Codes Histogram	Bits
Unipolar Offset Error	V _{OSE}	1	9	9		2.5 V, 5 V Span	±LSB
Unipolar Offset Drift	TC _{VOS}	1			25	2.5 V, 5 V Span	±ppm/°C
Gain Error	A _E	1	0.37	0.37		Unipolar & Bipolar	% FSR
Gain Drift	TC _A	1			40	Unipolar & Bipolar	±ppm/°C
Bipolar Zero Error	B _{POE}	1	10	10		2.5 V, 5 V Span	±LSB
Bipolar Zero Drift	TC _{BPO}	1			30	2.5 V, 5 V Span	±ppm/°C
Analog Input Ranges	V _{IN}	1	2.5	2.5	2.5	Unipolar Mode	Volts
			5	5	5		
			2.5	2.5	2.5	Bipolar Mode	±Volts
			5	5	5		
Input Resistance	R _{IN2.5}	1	10			2.5 V Range	MΩ
	R _{INS}		10			5 V Range	kΩ
Input Capacitance	C _{IN}	1	10				pF
Reference Voltage	V _{RO}	1	2.5			Unipolar & Bipolar	V
Reference Error	V _{ROE}	1		25		Unipolar & Bipolar	±mV
Reference Drift	TC _{VRO}	1			30	Unipolar & Bipolar	±ppm/°C
Reference Current	I _{REF}	1	2.5			Unipolar Mode	mA
			1			Bipolar Mode	mA
Power Dissipation	P _D	1	750	750	750	V _{CC} , V _{EE} = ±5.25 V	mW
Power Supply Current	I _{CC}	1	68	68	68	Tested Under Static Conditions	+mA max
	I _{EE}	1	68	68	68		-mA max
	I _{DD}	1	5	5	5		+mA max
Operating Voltage Range	V _{CC}	1	4.75				V min
			5.25				V max
	V _{EE}	1	4.75				-V max
			5.25				-V min
	V _{DD}	1	4.5				V min
			5.5				V max
PSRR	V _{CC}	1	5	5	5	Full-Scale Change Measured	±LSB
	V _{EE}		5	5	5		
	V _{DD}		5	5	5		
Input Logic Levels	V _{IH}	1	2	2	2	Encode Input	V min
	V _{IL}		0.8	0.8	0.8		V max
Input Logic Currents	I _{IH}	1	10	10	10		±μA
	I _{IL}		10	10	10		
Logic Outputs	V _{OH}	1	2.4	2.4	2.4	I _{OH} = 500 μA	V min
	V _{OL}		0.4	0.4	0.4	I _{OL} = 1.6 mA	V max
	I _{OH}		500	500	500		μA
	I _{OL}		1.6	1.6	1.6		-mA

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Test Condition	Units
Signal-to-Noise Plus Distortion	SINAD	1	68	68	68	$f_{IN} = 100 \text{ kHz}$ $f_s = 1 \text{ MHz}$ -0.5 dB Input	dB min
Effective Number of Bits	ENOB	1	11.0				Bits min
Total Harmonic Distortion	THD	1	75	75	75		-dB max
Peak Spurious of Peak Harmonic Component	PS	1	77	77	77		-dB max
Small Signal Bandwidth	bW	1	12				MHz
Full Power Bandwidth	BW	1	2				MHz
Intermodulation Distortion	Σ 2nd	1	75	75	75		2nd Order Products
	Σ 3rd	1	75	75	75	3rd Order Products	-dB max

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 9	Sub Group 10, 11	Test Condition	Units
Conversion Time	T_{CONV}	1	800	800	800		ns
Sample Rate		1	1.25	1.25	1.25		MSPS max
Encode Width High (Short Encode)	t_{ENC}	1	20	20	20		ns min
			50	50	50		ns max
Encode Width Low (Long Encode)	t_{ENCL}	1	20	20	20		ns min
DAV Pulse Width	t_{DAV}	1	150	150	150		ns min
			300	300	300		ns max
Encode Falling Edge Delay	t_F	1	0				ns min
Start New Conversion Delay	t_R	1	0				ns min
Data and OTR Delay from DAV Falling Edge	t_{DD}	1	20				ns min
Data and OTR Delay from DAV Rising Edge	t_{SS}	1	20				ns min

6 ANALOG-TO-DIGITAL CONVERTERS

3.2.1 Functional Block Diagram and Terminal Assignments.



AD1671

3.2.4 Microcircuit Technology Group.

This circuit is covered by technology group (93).




Figure 1. Timing Diagram

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

