

MOS INTEGRATED CIRCUIT

MC-42S4000LAB32

4 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

Description

The MC-42S4000LAB32 is a 4,194,304 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 8 pieces of 16 M DRAM: μ PD42S17800L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 4,194,304 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S4000LAB32-A60	60 ns	110 ns	1,448 mW	4.32 mW (CMOS level input)
MC-42S4000LAB32-A70	70 ns	130 ns	1,304 mW	
MC-42S4000LAB32-A80	80 ns	150 ns	1,160 mW	

- 2,048 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V \pm 0.3 V power supply


Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S4000LAB32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plated	8 pieces of μ PD42S17800LG5 (400 mil TSOP (II)) [Double side]
MC-42S4000LAB32SA-A70	70 ns		
MC-42S4000LAB32SA-A80	80 ns		

The information in this document is subject to change without notice.

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plated)



A0 - A10 : Address Inputs

[Row: A0-A10, Column: A0-A9]

I/O0 - I/O31 : Data Inputs/Outputs

$\overline{RAS0}$ - $\overline{RAS3}$: Row Address Strobe

$\overline{CAS0}$ - $\overline{CAS3}$: Column Address Strobe

\overline{WE} : Write Enable

PD1 - PD7 : Presence Detect Pins

V_{cc} : Power Supply


GND : Ground

NC : No connection

The internal connection of PD pins (PD1 to PD7).

Pin name	Pin No.	Access time		
		60 ns	70 ns	80 ns
PD1	11	GND	GND	GND
PD2	66	NC	NC	NC
PD3	67	GND	GND	GND
PD4	68	GND	GND	GND
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram



Remark D0 - D7 : μ PD42S17800L

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		8	W
Operating ambient temperature	T_A		0 to +70	$^{\circ}C$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}C$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	$^{\circ}C$

Capacitance ($T_A = 25^{\circ}C$, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	A0-A10			55	pF
	C_{I2}	\overline{WE}			71	
	C_{I3}	$\overline{RAS0} - \overline{RAS3}$			30	
	C_{I4}	$\overline{CAS0} - \overline{CAS3}$			24	
Data input/output capacitance	$C_{I/O}$	I/O0 - I/O31			19	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		402	mA	1, 2, 3
			$t_{\text{RAC}} = 70 \text{ ns}$		362		
			$t_{\text{RAC}} = 80 \text{ ns}$		322		
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$	$I_o = 0 \text{ mA}$		4.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$		1.2		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		402	mA	1, 2, 3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$		362		
			$t_{\text{RAC}} = 80 \text{ ns}$		322		
Operating current (Fast page mode)	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		282	mA	1, 2, 5
			$t_{\text{RAC}} = 70 \text{ ns}$		242		
			$t_{\text{RAC}} = 80 \text{ ns}$		202		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		402	mA	1, 2
			$t_{\text{RAC}} = 70 \text{ ns}$		362		
			$t_{\text{RAC}} = 80 \text{ ns}$		322		
★ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I _{CC6}	★ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 62.5 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$: $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : V_{IH} or V_{IL} $\overline{\text{WE}} : V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 300 \text{ ns}$		3.2	mA	1, 2
			$t_{\text{RAS}} \leq 1 \text{ ns}$		3.6		
★ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I _{CC7}	$\overline{\text{RAS}}, \overline{\text{CAS}}$: $t_{\text{RASS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$			1.6	mA	2
Input leakage current	I _{I(L)}	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	μA		
Output leakage current	I _{O(L)}	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	μA		
High level output voltage	V _{OH}	$I_o = -2.0 \text{ mA}$	2.4		V		
Low level output voltage	V _{OL}	$I_o = +2.0 \text{ mA}$		0.4	V		

- Notes**
- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 - Specified values are obtained with outputs unloaded.
 - I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 - I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 - I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{RC}	110	–	130	–	150	–	ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	40	–	50	–	60	–	ns	
$\overline{\text{CAS}}$ precharge time	t _{CPN}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	ns	1
$\overline{\text{CAS}}$ pulse width	t _{CAS}	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	15	–	18	–	20	–	ns	
$\overline{\text{CAS}}$ hold time	t _{CASH}	60	–	70	–	80	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCO}	20	45	20	52	25	60	ns	2
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	30	15	35	17	40	ns	2
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5	–	5	–	5	–	ns	3
Row address setup time	t _{ASR}	0	–	0	–	0	–	ns	
Row address hold time	t _{RAH}	10	–	10	–	12	–	ns	
Column address setup time	t _{ASC}	0	–	0	–	0	–	ns	
Column address hold time	t _{CAH}	15	–	15	–	15	–	ns	
$\overline{\text{CAS}}$ to data setup time	t _{CLZ}	0	–	0	–	0	–	ns	
Transition time (rise and fall)	t _r	3	50	3	50	3	50	ns	
Refresh time	t _{REF}	–	128	–	128	–	128	ms	

- Notes** 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS(MAX.)}}$ is 100 μs .
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{RAC (MAX.)}}$	$t_{\text{RAC (MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{AA (MAX.)}}$	$t_{\text{RAD}} + t_{\text{AA (MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$	$t_{\text{CAC (MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

3. $t_{\text{CRP (MIN.)}}$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		$t_{\text{RAC}} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	–	60	–	70	–	80	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	–	15	–	18	–	20	ns	1
Access time from column address	t_{AA}	–	30	–	35	–	40	ns	1
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	30	–	35	–	40	–	ns	
Read command setup time	t_{RCS}	0	–	0	–	0	–	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	–	0	–	0	–	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	–	0	–	0	–	ns	2
Output buffer turn-off delay time from $\overline{\text{CAS}}$	t_{OFF}	0	13	0	15	0	15	ns	3

- Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{RAC (MAX.)}}$	$t_{\text{RAC (MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{AA (MAX.)}}$	$t_{\text{RAD}} + t_{\text{AA (MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$	$t_{\text{CAC (MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$

$t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD (MAX.)}}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$ will not cause any operation problems.

2. Either $t_{\text{RCH (MIN.)}}$ or $t_{\text{RRH (MIN.)}}$ should be met in read cycles.
3. $t_{\text{OFF (MAX.)}}$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$	t _{WCH}	10	–	10	–	15	–	ns	1
$\overline{\text{WE}}$ setup time	t _{WCS}	0	–	0	–	0	–	ns	2
Data-in setup time	t _{DS}	0	–	0	–	0	–	ns	3
Data-in hold time	t _{DH}	10	–	15	–	15	–	ns	3

- Notes**
1. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles.


Fast Page Mode

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t _{PC}	40	–	45	–	50	–	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	–	35	–	40	–	45	ns	
$\overline{\text{RAS}}$ pulse width	t _{RASP}	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35	–	40	–	45	–	ns	


Refresh Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t _{CSR}	5	–	5	–	5	–	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t _{CHR}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t _{RPC}	5	–	5	–	5	–	ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{RASS}	100	–	100	–	100	–	μs	
$\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{RPS}	110	–	130	–	150	–	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{CHS}	–50	–	–50	–	–50	–	ns	
$\overline{\text{WE}}$ setup time	t _{WSR}	10	–	10	–	10	–	ns	
$\overline{\text{WE}}$ hold time	t _{WHR}	15	–	15	–	15	–	ns	


Read Cycle



Early Write Cycle




Fast Page Mode Early Write Cycle



Remark In the fast page mode, read and write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle



Remark Address : Don't care I/O : Hi-Z


Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**
When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.
- (3) If $t_{RAS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.
If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address : Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{\text{WE}}$: Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)





Hidden Refresh Cycle (Write)



Package Drawing

72PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.03±0.13	0.080 ^{+0.005} _{-0.006}
K	3.175±0.13	0.125±0.006
L	17.78	0.700
M	25.4±0.13	1.000±0.006
N	3.81 MAX.	0.150 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
S	φ 1.8	φ 0.071
T	1.0±0.1	0.039 ^{+0.005} _{-0.004}
U	3.175 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72S-50A2-2

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.