

## 54F398, 54F399 Registers

54F398 – Quad 2-Port Register w/ True & Complementary Outputs  
54F399 – Quad 2-Port Register

Military FAST Products

Product Specification

### FEATURES

- Select inputs from two data sources
- Fully positive edge-triggered operation
- Both True and Complementary outputs – 54F398

### DESCRIPTION

The 54F398 and 54F399 are the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. The 54F399 is the 16-pin version of the 54F398, with only the Q outputs of the flip-flops available.

### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
Ceramic DIP	54F398/BRA 54F399/BEA
Ceramic Flat Pack	54F398/BSA 54F399/BFA
Ceramic LLCC	54F398/B2A 54F399/B2A

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$I_{0a} - I_{0d}$	Data inputs from source 0	1.0/1.0	20 $\mu$ A/0.6mA
$I_{1a} - I_{1d}$	Data inputs from source 1	1.0/1.0	20 $\mu$ A/0.6mA
S	Common select input	1.0/1.0	20 $\mu$ A/0.6mA
CP	Clock pulse input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
$Q_a - Q_d$	Register true outputs	50/33	1.0mA/20mA
$\bar{Q}_a - \bar{Q}_d$	Register complementary outputs (54F398)	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

### PIN CONFIGURATION




### LOGIC SYMBOL




# Registers

# 54F398, 54F399

## PIN CONFIGURATION



## LOGIC SYMBOL



The 54F398 and 54F399 are high-speed quad 2-port registers. They select 4 bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the Low-to-High transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs ( $I_{0x}$ ,  $I_{1x}$ ) and Select input (S) must be stable only a set-up time prior to and hold time after the Low-to-High transition of the Clock input for predictable operation. The 54F398 has both Q and  $\bar{Q}$  outputs.


## FUNCTION TABLE

INPUTS			OUTPUTS	
S	$I_0$	$I_1$	Q	$\bar{Q}^*$
l	l	X	L	H
l	h	X	H	L
h	X	l	L	H
h	X	h	H	L

\*54F398 only

- l = Low voltage level one setup time prior to Low-to-High clock transition
- h = High voltage level one setup time prior to the Low-to-High clock transition
- L = Low voltage level
- H = High voltage level
- X = Don't care

## LOGIC DIAGRAM (54F398 only)



## Registers

54F398, 54F399

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage range	-0.5 to +7.0	V
$V_I$	Input voltage range	-0.5 to +7.0	V
$I_I$	Input current range	-30 to +5	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to + $V_{CC}$	V
$I_O$	Current applied to output in Low output state	40	mA
$T_{STG}$	Storage temperature range	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1	mA
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}, V_{IH} = \text{Min}$	2.5			V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$		0.35	0.50	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$		-0.73	-1.2	V
$I_{IH2}$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7.0V$			100	$\mu A$
$I_{IH1}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7V$		1	20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5V$		-0.4	-0.6	mA
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{Max}$	-60		-150	mA
$I_{CC}$	Supply current <sup>4</sup> (total)	54F398		25	38	mA
		54F399		22	34	mA

**AC ELECTRICAL CHARACTERISTICS** (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202 "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT
			$T_A = +25^\circ C$			$T_A = -55^\circ C \text{ to } +125^\circ C$			
			Min	Typ	Max	Min	Max		
$f_{MAX}$	Maximum clock frequency	Waveform 1	100	120		80 <sup>5</sup>		MHz	
$t_{PLH}$	Propagation delay CP to Q or $\bar{Q}$	Waveform 1	3.0	5.7	7.5	3.0	9.5	ns	
			3.0	6.5	8.5	3.0	10.5	ns	

# Registers

54F398, 54F399


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, High or Low I <sub>n</sub> to CP	Waveform 2	3.0 3.0			4.5 4.5		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low I <sub>n</sub> to CP	Waveform 2	1.0 1.0			1.5 1.5		ns ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, High or Low S to CP	Waveform 2	7.5 7.5			10.5 10.5		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low S to CP	Waveform 2	0 0			0 0		ns ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP pulse width, High or Low	Waveform 1	4.0 6.0			4.0 7.0		ns ns

**NOTES:**

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub> the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests I<sub>OS</sub> tests should be performed last.
- V<sub>IN</sub> = High; apply 3V, 0V, 3V to CP then make measurement.
- These parameters are guaranteed, but not tested.


## AC WAVEFORMS



# Registers

# 54F398, 54F399


## TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs

**DEFINITIONS:**

- $R_L$  = Load Resistor; see AC Characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $V_X$  = Unlocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.



$V_M = 1.5V$

Input Pulse Definition

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$