



## 54F/74F323 Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

### General Description



The 'F323 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q<sub>0</sub> and Q<sub>7</sub> to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

### Features

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- TRI-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection


**Ordering Code:** See Section 5

### Logic Symbols




### Connection Diagrams

**Pin Assignment for DIP, SOIC and Flatpak**



**Pin Assignment for LCC**



**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu$ A/ -0.6 mA
DS <sub>0</sub>	Serial Data Input for Right Shift	1.0/1.0	20 $\mu$ A/ -0.6 mA
DS <sub>7</sub>	Serial Data Input for Left Shift	1.0/1.0	20 $\mu$ A/ -0.6 mA
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/2.0	20 $\mu$ A/ -1.2 mA
$\overline{SR}$	Synchronous Reset Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{OE}_1, \overline{OE}_2$	TRI-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
I/O <sub>0</sub> -I/O <sub>7</sub>	Multiplexed Parallel Data Inputs	3.5/1.083	70 $\mu$ A/ -0.65 mA
	TRI-STATE Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs	50/33.3	-1 mA/20 mA

## Functional Description





The 'F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub> as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{SR}$  overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All

other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.


**Mode Select Table**

Inputs				Response
$\overline{SR}$	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X		Synchronous Reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H		Parallel Load; I/O <sub>n</sub> → Q <sub>n</sub>
H	L	H		Shift Right; DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	H	L		Shift Left; DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	L	L	X	Hold


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 = LOW-to-HIGH transition

Logic Diagram



TL/F/9517-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	-0.5V to V <sub>CC</sub>
Standard Output	-0.5V to +5.5V
TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max)

twice the rated I<sub>OL</sub> (mA)

ESD Last Passing Voltage (Min)

4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature

Military

-55°C to +125°C

Commercial

0°C to +70°C

Supply Voltage

Military

+4.5V to +5.5V

Commercial

+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V <sub>CC</sub>	Conditions
			Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8			V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		-1.2			V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub>	2.5		V	Min	I <sub>OH</sub> = -1 mA (Q <sub>0</sub> , Q <sub>7</sub> ) I <sub>OH</sub> = -3 mA (I/O <sub>n</sub> ) I <sub>OH</sub> = -1 mA (Q <sub>0</sub> , Q <sub>7</sub> ) I <sub>OH</sub> = -3 mA (I/O <sub>n</sub> ) I <sub>OH</sub> = -1 mA (Q <sub>0</sub> , Q <sub>7</sub> ) I <sub>OH</sub> = -3 mA (I/O <sub>n</sub> )	
		54F 10% V <sub>CC</sub>	2.4					
		74F 10% V <sub>CC</sub>	2.5					
		74F 10% V <sub>CC</sub>	2.4					
		74F 5% V <sub>CC</sub>	2.7					
		74F 5% V <sub>CC</sub>	2.7					
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>	0.5		V	Min	I <sub>OL</sub> = 20 mA (I/O <sub>n</sub> , Q <sub>0</sub> , Q <sub>7</sub> ) I <sub>OL</sub> = 20 mA (Q <sub>0</sub> , Q <sub>7</sub> ) I <sub>OL</sub> = 24 mA (I/O <sub>n</sub> )	
		74F 10% V <sub>CC</sub>	0.5					
		74F 10% V <sub>CC</sub>	0.5					
I <sub>IH</sub>	Input HIGH Current	54F	20.0		μA	Max	V <sub>IN</sub> = 2.7V	
		74F	5.0					
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F	100		μA	Max	V <sub>IN</sub> = 7.0V (Non I/O Inputs)	
		74F	7.0					
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F	1.0		mA	Max	V <sub>IN</sub> = 5.5V (I/O Inputs)	
		74F	0.5					
I <sub>CEX</sub>	Output HIGH Leakage Current	54F	250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
		74F	50					
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F	3.75		μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (CP, DS <sub>0</sub> , DS <sub>7</sub> , S <sub>7</sub> , OE <sub>1</sub> , OE <sub>2</sub> ) V <sub>IN</sub> = 0.5V (S <sub>0</sub> , S <sub>1</sub> )	
				-1.2				
I <sub>OS</sub>	Output Short-Circuit Current			-60	mA	Max	V <sub>OUT</sub> = 0V	
				-150				
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V	
I <sub>CCH</sub>	Power Supply Current			68	mA	Max	V <sub>O</sub> = HIGH	
				95				
I <sub>CCL</sub>	Power Supply Current			68	mA	Max	V <sub>O</sub> = LOW	
				95				
I <sub>CCZ</sub>	Power Supply Current			68	mA	Max	V <sub>O</sub> = HIGH Z	
				95				

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
t <sub>max</sub>	Maximum Input Frequency	70	100				70		MHz	2-1
t <sub>PLH</sub>	Propagation Delay	4.0	7.0	8.0			4.0	8.5	ns	2-3
t <sub>PHL</sub>	CP to Q <sub>0</sub> or Q <sub>7</sub>	4.5	6.5	8.0			4.5	8.5		
t <sub>PLH</sub>	Propagation Delay	3.5	7.0	9.0			3.5	10.0	ns	2-5
t <sub>PHL</sub>	CP to I/O <sub>n</sub>	4.0	8.5	9.0			4.0	10.0		
t <sub>PZH</sub>	Output Enable Time	3.5	6.0	8.0			3.5	9.0	ns	2-5
t <sub>PZL</sub>		4.0	7.0	10.0			4.0	11.0		
t <sub>PHZ</sub>	Output Disable Time	2.0	4.5	6.0			2.0	7.0	ns	2-5
t <sub>PLZ</sub>		1.0	4.0	5.5			1.0	6.5		
t <sub>PZH</sub>	Output Enable Time	3.5		9.0			3.5	10.0	ns	2-5
t <sub>PZL</sub>	S <sub>n</sub> to I/O <sub>n</sub>	4.0		10.0			4.0	11.0		
t <sub>PHZ</sub>	Output Disable Time	2.5		6.0			2.5	7.0	ns	2-5
t <sub>PLZ</sub>	S <sub>n</sub> to I/O <sub>n</sub>	1.0		5.5			1.5	6.5		

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com			
		Min	Max	Min	Max	Min	Max		
t <sub>s</sub> (H)	Setup Time, HIGH or LOW	8.5				8.5		ns	2-6
t <sub>s</sub> (L)	S <sub>0</sub> or S <sub>1</sub> to CP	8.5				8.5			
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	0				0		ns	2-6
t <sub>h</sub> (L)	S <sub>0</sub> or S <sub>1</sub> to CP	0				0			
t <sub>s</sub> (H)	Setup Time, HIGH or LOW	5.0				5.0		ns	2-6
t <sub>s</sub> (L)	I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	5.0				5.0			
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	2.0				2.0		ns	2-6
t <sub>h</sub> (L)	I/O <sub>n</sub> , DS <sub>0</sub> , DS <sub>7</sub> to CP	2.0				2.0			
t <sub>s</sub> (H)	Setup Time, HIGH or LOW	10.0				10.0		ns	2-6
t <sub>s</sub> (L)	SR to CP	10.0				10.0			
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	0				0		ns	2-4
t <sub>h</sub> (L)	SR to CP	0				0			
t <sub>w</sub> (H)	CP Pulse Width	5.0				5.0		ns	2-4
t <sub>w</sub> (L)	HIGH or LOW	5.0				5.0			