UCS-4401H AND UCS-4801H HERMETIC BIMOS LATCHED DRIVERS

MIL-STD-883 Compliant

FEATURES

- High-Voltage, High-Current Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- High-Reliability Screening to MIL-STD-883, Class B


HIGH-VOLTAGE, HIGH-CURRENT interface for military, aerospace and related applications is supplied by these latched drivers. Type UCS-4401H contains four pairs of latches and drivers; Type UCS-4801H has eight pairs of latches and drivers.

The integrated circuits' CMOS inputs work with standard CMOS, PMOS and NMOS logic levels and (with appropriate pull-up resistors) with TTL or DTL circuits. The bipolar open-collector outputs can be used with relays, solenoids, motors, LED or incandescent displays, and other high-power loads.

The output transistors can sink 500 mA and will withstand a $V_{\rm CE}$ of 50 V in the OFF state. Outputs can be paralleled for higher current capability. Because of limitations on package power dissipation, simultaneous operation of all drivers at maximum rated current can only be accomplished with a reduction of duty cycle.


Type UCS-4401H, the four-latch device, is furnished in a standard 14-pin side-brazed hermetic package. Type UCS-4801H, the eight-latch device, is furnished in a 22-pin side-brazed hermetic package with row centers 0.400-inch (10.16 mm) apart.

Monolithic construction enables cost-effective and reliable systems design. Reverse-bias burn-in and 100% high-reliability screening to MIL-STD-883, Class B are standard.



Dwg. No. A-10,499B

UCS-4401H




UCS-4801H

ABSOLUTE MAXIMUM RATINGS

| Output Voltage, V _{CE} |
|---|
| Supply Voltage, V _{DD} |
| Input Voltage Range, V_{IN} |
| Continuous Collector Current, I _c |
| Package Power Dissipation, Pp See Graph |
| Operating Ambient Temperature Range, T _A |
| Storage Temperature Range, T_s |

CAUTION: Sprague CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

TYPICAL INPUT CIRCUIT



FUNCTIONAL BLOCK DIAGRAM

Voo o COMMON

STROBE OUTN

OUTPUT ENABLE O

(ACTIVE LOW)

COMMON MOS

CONTROL


GROŬND

TYPICAL BIPOLAR DRIVER

Dwg. No. A-10,495B

TYPICAL MOS LATCH

ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE



ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5 \text{ V}$ (unless otherwise specified)

| | | | Lin | | nits | |
|-----------------------------|----------------------|---|------|------|------|-------|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Units |
| Output Leakage Current | I _{CEX} | $V_{CE} = 50 V$ | _ | _ | 50 | μΑ |
| Collector-Emitter | V _{CE(SAT)} | $I_{c} = 100 \text{ mA}$ | _ | 0.9 | 1.1 | ٧ |
| Saturation Voltage | | $I_c = 200 \text{ mA}$ | | 1.1 | 1.3 | ٧ |
| | | $I_c = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$ | | 1.3 | 1.6 | ٧ |
| Input Voltage | V _{IN(0)} | | | | 1.0 | ٧ |
| | V _{IN(1)} | $V_{DD} = 15 V$ | 13.5 | _ | _ | ٧ |
| | | $V_{DD} = 10 \text{ V}$ | 8.5 | _ | | ٧ |
| | | $V_{DD} = 5.0 \text{ V (See note)}$ | 3.5 | _ | _ | ٧ |
| Input Resistance | R _{IN} | $V_{DD} = 15 V$ | 50 | 200 | | kΩ |
| | | $V_{DD} = 10 V$ | 50 | 300 | — | kΩ |
| | | $V_{DD} = 5.0 V$ | 50 | 600 | _ | kΩ |
| Supply Current | I _{DD(ON)} | V _{DD} = 15 V, Outputs Open | | 1.0 | 2.0 | mA |
| | (Each stage) | $ m V_{DD}=10V$, Outputs Open | | 0.9 | 1.7 | mA |
| | Stage, | $V_{DD} = 5.0 V$, Outputs Open | | 0.7 | 1.0 | mA |
| | I _{DD(OFF)} | All Drivers OFF, $V_{IN} = 0 \text{ V}$ | _ | 50 | 100 | μΑ |
| | | All Drivers OFF, $V_{iN} = 0 \text{ V}$, $V_{DD} = 15 \text{ V}$ | | | 200 | μΑ |
| Clamp Diode Leakage Current | l _R | $V_R = 50 \text{ V}$ | _ | | 50 | μΑ |
| Clamp Diode Forward Voltage | $V_{\rm F}$ | $I_F = 350 \text{ mA}$ | | 1.7 | 2.0 | ٧ |

Note: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "i".

ELECTRICAL CHARACTERISTICS at $T_A = -55^{\circ}\text{C}$, $V_{DD} = 5 \text{ V}$ (unless otherwise specified)

| | | | Limits | | | |
|-----------------------------|----------------------|---|--------|------|------|-------|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Units |
| Output Leakage Current | I _{CEX} | $V_{CE} = 50 \text{ V}$ | | | 50 | μΑ |
| Collector-Emitter | V _{CE(SAT)} | $I_c = 100 \text{ mA}$ | | | 1.3 | ٧ |
| Saturation Voltage | | $I_c = 200 \text{ mA}$ | _ | | 1.5 | ٧ |
| | | $I_c = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$ | _ | | 1.8 | ٧ |
| Input Voltage | V _{IN(0)} | | _ | _ | 1.0 | ٧ |
| , , | V _{IN(1)} | $V_{DD} = 15 \text{ V}$ | 14 | | _ | ٧ |
| | | $V_{OD} = 10 \text{ V}$ | 9.0 | | | ٧ |
| | | $V_{DD} = 5.0 \text{ V (See note)}$ | 3.6 | | _ | ٧ |
| Input Resistance | R _{IN} | $V_{DD} = 15 \text{ V}$ | 35 | _ | | kΩ |
| • | | $V_{DD} = 10 \text{ V}$ | 35 | _ | - | kΩ |
| | | $V_{DD} = 5.0 \text{ V}$ | 35 | | | kΩ |
| Supply Current | I _{DD(QN)} | V _{DD} = 15 V, Outputs Open | _ | 1.0 | 2.5 | mA |
| | (Each | V _{DD} = 10 V, Outputs Open | _ | 0.9 | 1.9 | mA |
| | stage) | V _{DD} = 5.0 V, Outputs Open | _ | 0.7 | 1.2 | mA |
| | I _{DD(OFF)} | All Drivers OFF, $V_{IN} = 0 \text{ V}$ | _ | 50 | 100 | μA |
| | | All Drivers OFF, $V_{IN} = 0 \text{ V}$, $V_{DD} = 15 \text{ V}$ | | | 200 | μΑ |
| Clamp Diode Leakage Current | I _R | $V_R = 50 \text{ V}$ | | | 50 | μΑ |
| Clamp Diode Forward Voltage | V _F | $I_r = 350 \text{ mA}$ | | _ | 2.1 | ٧ |


ELECTRICAL CHARACTERISTICS at $T_A = +125^{\circ}C$, $V_{DD} = 5 \text{ V}$ (unless otherwise specified)

| | | | Limits | | | |
|-----------------------------|----------------------|---|--------|------|------|-------|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Units |
| Output Leakage Current | I _{CEX} | $V_{CE} = 50 \text{ V}$ | _ | _ | 500 | μΑ |
| Collector-Emitter | V _{CE(SAT)} | $I_c = 100 \text{ mA*}$ | i — | | 1.3 | ٧ |
| Saturation Voltage | | $I_c = 200 \text{ mA*}$ | _ | | 1.5 | ٧ |
| | | $I_c = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}^*$ | _ | | 1.8 | ٧ |
| Input Voltage | V _{IN(0)} | | | | 1.0 | ٧ |
| | V _{IN(1)} | $V_{DD} = 15 V$ | 13.5 | | _ | ٧ |
| | | $V_{DD} = 10 \text{ V}$ | 8.5 | _ | _ | ٧ |
| | | $V_{DD} = 5.0 \text{ V (See note)}$ | 3.5 | _ | _ | ٧ |
| Input Resistance | R _{IN} | $V_{DD} = 15 \text{ V}$ | 50 | | | kΩ |
| · | | $V_{DD} = 10 \text{ V}$ | 50 | | _ | kΩ |
| | | $V_{po} = 5.0 \text{ V}$ | 50 | | | kΩ |
| Supply Current | DD(ON) | V _{DD} = 15 V, Outputs Open | _ | 1.0 | 2.0 | mA |
| | (Each | V _{oc} = 10 V, Outputs Open | _ | 0.9 | 1.7 | mA |
| | stage) | V _{DD} = 5.0 V, Outputs Open | _ | 0.7 | 1.0 | mA |
| | DD(OFF) | All Drivers OFF, $V_{IN} = 0 \text{ V}$ | _ | 50 | 100 | μA |
| | | All Drivers OFF, $V_{IN} = 0 \text{ V}$. $V_{DD} = 15 \text{ V}$ | | | 200 | μΑ |
| Clamp Diode Leakage Current | I _R | $V_R = 50 \text{ V}$ | | | 500 | μΑ |
| Clamp Diode Forward Voltage | V _f | I, = 350 mA* | | | 2.0 | ٧ |

Note: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "T" *Pulsed test.

TIMING CONDITIONS

 $T_a = +25$ °C; Logic Levels are $V_{\rm c}$ and Ground



| A. | Minimum data active time before strobe enabled (data set-up time) 100 ns |
|----|---|
| В. | Minimum data active time after strobe disabled (data hold time) 100 ns |
| С. | Minimum strobe pulse width |
| D. | Typical time between strobe activation and output on to off transition 500 ns |
| E. | Typical time between strobe activation and output off to on transition 500 ns |
| F. | Minimum clear pulse width |
| G. | Minimum data pulse width |

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

TRUTH TABLE

| | | | OUTPUT | 01 | JT, |
|-----|--------|-------|--------|-----|-----|
| IN, | STROBE | CLEAR | ENABLE | t-1 | t |
| 0 | 1 | 0 | 0 | Χ | OFF |
| 1 | 1 | 0 | 0 | χ | ON |
| Х | Χ | 1 | Х | Χ | OFF |
| Х | Χ | Х | 1 | Χ | OFF |
| Х | 0 | 0 | 0 | ON | ON |
| χ | 0 | 0 | 0 | OFF | OFF |

X = irrelevant

t-1 = previous output state

t = present output state