

*Product Preview*

**8M x 36 Bit Dynamic Random Access Memory Module**  
**for Error Correction Applications**

The MCM36804 is a dynamic random access memory (DRAM) module organized as 2,097,152 x 36 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of eighteen MCM517400B DRAMs housed in J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high-speed dynamic random access memory organized as 4,194,304 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- $\overline{RAS}$ -Only Refresh
- $\overline{CAS}$  Before  $\overline{RAS}$  Refresh
- Hidden Refresh
- 2048 Cycle Refresh: 32 ms (Max)
- Consists of Eighteen 4M x 4 DRAMs, and Eighteen 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>): MCM36804-50 = 50 ns (Max)  
MCM36804-60 = 60 ns (Max)  
MCM36804-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM36804-50 = 6.53 W (Max)  
MCM36804-60 = 5.54 W (Max)  
MCM36804-70 = 4.81 W (Max)
- Low Standby Power Dissipation: TTL Levels = 220 mW (Max)  
CMOS Levels = 110 mW (Max)


**PIN ASSIGNMENTS**

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V <sub>SS</sub>	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	V <sub>SS</sub>	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	$\overline{CAS}$ 0	52	DQ25	64	NC
5	DQ3	17	A5	29	DQ16	41	A10	53	DQ26	65	NC
6	DQ4	18	A6	30	V <sub>CC</sub>	42	NC	54	DQ27	66	NC
7	DQ5	19	$\overline{G}$	31	A8	43	NC	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A9	44	$\overline{RAS}$ 0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ30	69	PD3
10	V <sub>CC</sub>	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	$\overline{W}$	59	V <sub>CC</sub>	71	NC
12	A0	24	DQ12	36	DQ18	48	$\overline{ECC}$	60	DQ32	72	V <sub>SS</sub>


This document contains information on a product under development. Specifications and information herein are subject to change without notice.

10/95

**MCM36804**



ASH PACKAGE  
SIMM MODULE  
CASE 866-02




**PIN NAMES**

A0 - A10	Address Inputs
DQ0 - DQ35	Data Input/Output
CAS0	Column Address Strobe
PD1 - PD5	Presence Detect
RAS0	Row Address Strobe
$\overline{W}$	Read/Write Input
$\overline{ECC}$	Configuration Detection
$\overline{G}$	Output Enable
V <sub>CC</sub>	Power (+ 5 V)
V <sub>SS</sub>	Ground
NC	No Connection

All power supply and ground pins must be connected for proper operation of the device.

### 8M x 36 BLOCK DIAGRAM



PRESENCE DETECT PIN OUT			
Pin Name	50 ns	60 ns	70 ns
PD1	NC	NC	NC
PD2	VSS	VSS	VSS
PD3	VSS	NC	VSS
PD4	VSS	NC	NC
PD5*	VSS	VSS	VSS
ECC	VSS	VSS	VSS

\*PD5 tied to VSS through a 2.6 kΩ resistor.

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	- 0.5 to + 7	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	$V_{in}, V_{out}$	- 0.5 to + 7	V
Data Output Current	$I_{out}$	50	mA
Power Dissipation	$P_D$	16.2	W
Operating Temperature Range	$T_A$	0 to + 70	°C
Storage Temperature Range	$T_{stg}$	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^\circ\text{C}$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to  $V_{SS}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	
Logic High Voltage, All Inputs	$V_{IH}$	2.4	—	$V_{CC} + 0.5 \text{ V}$	V
Logic Low Voltage, All Inputs	$V_{IL}$	- 0.5*	—	0.8	V

\* - 2.0 V at pulse width  $\leq 20 \text{ ns}$ .

**DC CHARACTERISTICS AND SUPPLY CURRENTS** (All voltages referenced to  $V_{SS}$ )

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Power Supply Current MCM36804-50, $t_{RC} = 90 \text{ ns}$ MCM36804-60, $t_{RC} = 110 \text{ ns}$ MCM36804-70, $t_{RC} = 130 \text{ ns}$	$I_{CC1}$	—	1188 1008 873	mA	1, 2
	$I_{CC2}$	—	40	mA	
	$I_{CC3}$	—	1188 1008 873	mA	1, 2, 3
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle ( $RAS = V_{IL}$ ) MCM36804-50, $t_{PC} = 35 \text{ ns}$ MCM36804-60, $t_{PC} = 40 \text{ ns}$ MCM36804-70, $t_{PC} = 45 \text{ ns}$	$I_{CC4(P)}$	—	738 648 558	mA	1, 2
	$I_{CC5}$	—	18	mA	
	$I_{CC6}$	—	1188 1008 873	mA	1
$V_{CC}$ Power Supply Current (Standby) ( $RAS = CAS = V_{IH}$ )	$I_{CC2}$	—	40	mA	
$V_{CC}$ Power Supply Current During RAS-Only Refresh Cycles ( $CAS = V_{IH}$ )	$I_{CC3}$	—	1188 1008 873	mA	1, 2, 3
$V_{CC}$ Power Supply Current During CAS Before RAS Refresh Cycle	$I_{CC6}$	—	1188 1008 873	mA	1
Input Leakage Current ( $0 \text{ V} \leq V_{in} \leq V_{CC}$ )	$I_{kg(I)}$	- 180	180	$\mu\text{A}$	
Output Leakage Current ( $0 \text{ V} \leq V_{out} \leq V_{CC}$ , Output Disable)	$I_{kg(O)}$	- 20	20	$\mu\text{A}$	
Output High Voltage ( $I_{OH} = - 5 \text{ mA}$ )	$V_{OH}$	2.4	—	V	
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	V	

**NOTES:**

- Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Address may be changed once or less while  $RAS = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less during  $t_{PC}$ .
- Assumes both banks not refreshed simultaneously.

**CAPACITANCE** ( $f = 1.0 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V}$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	$C_{in}$	A0 - A10	100
		W, G	136
		$RAS0, RAS1, CAS0, CAS1$	73
I/O Capacitance	$C_{I/O}$	24	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

## AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $T_A = 0\text{ to }70^\circ\text{C}$ , Unless Otherwise Noted)

### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM36804-50		MCM36804-60		MCM36804-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	90	—	110	—	130	—	ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	135	—	155	—	180	—	ns	5
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	50	—	60	—	70	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	13	—	15	—	20	ns	6, 8
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	25	—	30	—	35	ns	6, 9
Access Time from Precharge CAS	t <sub>CEHQV</sub>	t <sub>CPA</sub>	—	30	—	35	—	40	ns	6
CAS to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	13	0	15	0	15	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	3	50	ns	
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	30	—	40	—	50	—	ns	
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	13	—	15	—	20	—	ns	
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	50	—	60	—	70	—	ns	
CAS Precharge to RAS Hold Time	t <sub>CEHREH</sub>	t <sub>RHCP</sub>	30	—	35	—	40	—	ns	
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	17	37	20	45	20	50	ns	11
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	12	25	15	30	15	35	ns	12
CAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	5	—	ns	
CAS Precharge Time	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	10	—	10	—	ns	
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	7	—	10	—	10	—	ns	
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	10	—	10	—	15	—	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	25	—	30	—	35	—	ns	
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	0	—	ns	13
Read Command Hold Time Referenced to RAS	t <sub>REHWX</sub>	t <sub>RRH</sub>	0	—	0	—	0	—	ns	13

NOTES:

(continued)

1.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
2. An initial pause of 200  $\mu\text{s}$  is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
4. AC measurements  $t_T = 5.0\text{ ns}$ .
5. The specification for  $t_{RC}$  (min) is used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is ensured.
6. Measured with a current load equivalent to 2 TTL ( $-200\ \mu\text{A}$ ,  $+4\ \text{mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0\ \text{V}$  and  $V_{OL} = 0.8\ \text{V}$ .
7. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ .
8. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
9. Assumes that  $t_{RAD} \geq t_{RAD}(\text{max})$ .
10.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the  $t_{RCD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
12. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max), then access time is controlled exclusively by  $t_{AA}$ .
13. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM36804-50		MCM36804-60		MCM36804-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CELWH}}$	$t_{\text{WCH}}$	10	—	10	—	15	—	ns	
Write Command Pulse Width	$t_{\text{WLWH}}$	$t_{\text{WP}}$	10	—	10	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{WLREH}}$	$t_{\text{RWL}}$	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{\text{WLCEH}}$	$t_{\text{CWL}}$	15	—	15	—	20	—	ns	
Data In Setup Time	$t_{\text{DVCEL}}$	$t_{\text{DS}}$	0	—	0	—	0	—	ns	14
Data In Hold Time	$t_{\text{CELDX}}$	$t_{\text{DH}}$	10	—	10	—	15	—	ns	14
Write Command Setup Time	$t_{\text{WLCEL}}$	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	$t_{\text{CELWL}}$	$t_{\text{CWD}}$	35	—	40	—	45	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	$t_{\text{RELWL}}$	$t_{\text{RWD}}$	73	—	85	—	95	—	ns	15
Column Address to Write Delay	$t_{\text{AVWL}}$	$t_{\text{AWD}}$	48	—	55	—	60	—	ns	15
Refresh Period	$t_{\text{RVRV}}$	$t_{\text{RFSH}}$	—	32	—	32	—	32	ms	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{RELCEL}}$	$t_{\text{CSR}}$	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{RELCEH}}$	$t_{\text{CHR}}$	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	$t_{\text{REHCEL}}$	$t_{\text{RPC}}$	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Time	$t_{\text{CEHCEL}}$	$t_{\text{CPT}}$	20	—	20	—	20	—	ns	
Write Command Setup Time (Test Mode)	$t_{\text{WLREL}}$	$t_{\text{WTS}}$	10	—	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	$t_{\text{RELWH}}$	$t_{\text{WTH}}$	10	—	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	$t_{\text{WHREL}}$	$t_{\text{WRP}}$	10	—	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	$t_{\text{RELWL}}$	$t_{\text{WRH}}$	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{G}}$	$t_{\text{GLREH}}$	$t_{\text{ROH}}$	10	—	10	—	10	—	ns	
$\overline{\text{G}}$ Access Time	$t_{\text{GLQV}}$	$t_{\text{GA}}$	—	13	—	15	—	15	ns	6
$\overline{\text{G}}$ to Data Delay	$t_{\text{GLHDX}}$	$t_{\text{GD}}$	13	—	15	—	15	—	ns	
Output Buffer Turn-Off Delay Time from $\overline{\text{G}}$	$t_{\text{GHQZ}}$	$t_{\text{GZ}}$	0	13	0	15	0	15	ns	17
$\overline{\text{G}}$ Command Hold Time	$t_{\text{WLGL}}$	$t_{\text{GH}}$	15	—	15	—	15	—	ns	
Output Disable Setup Time	$t_{\text{GHCEL}}$	$t_{\text{ODS}}$	0	—	0	—	0	—	ns	

NOTES:

14. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in late write or read-write cycles.
15.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$ , and  $t_{\text{CPWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$  (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
16. To avoid bus contention and potential damage to the module,  $\overline{\text{RAS0}}$  and  $\overline{\text{RAS1}}$  may not be active low simultaneously.
17.  $t_{\text{OFF}}(\text{max})$  and/or  $t_{\text{GZ}}(\text{max})$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


**FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES** (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM36804-50		MCM36804-60		MCM36804-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>CELCEL</sub>	t <sub>PC</sub>	35	—	40	—	45	—	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	t <sub>CEHREH</sub>	t <sub>RHCP</sub>	30	—	35	—	40	—	ns	
Fast Page Mode Read-Write Cycle Time	t <sub>CELCEL</sub>	t <sub>PRWC</sub>	80	—	85	—	90	—	ns	
RAS Pulse Width (Fast Page Mode)	t <sub>RELREH</sub>	t <sub>RASP</sub>	50	200 k	60	200 k	70	200 k	ns	
CAS Precharge to Write Delay	t <sub>CEHWL</sub>	t <sub>CPWD</sub>	53	—	60	—	65	—	ns	5


**NOTES:**

1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
4. AC measurements t<sub>T</sub> = 5.0 ns.
5. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through-out the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


**READ CYCLE (FAST PAGE MODE)**




### EARLY WRITE CYCLE



### $\bar{G}$ CONTROLLED LATE WRITE CYCLE



### READ-WRITE CYCLE




4






**CAS BEFORE RAS REFRESH CYCLE**  
 ( $\bar{G}$  and A0 - A10 are Don't Care)




**HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)**



4

### HIDDEN REFRESH CYCLE (EARLY WRITE)





## DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{\text{RAS}}$ ) and column address strobe ( $\overline{\text{CAS}}$ ), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device.  $\overline{\text{RAS}}$  active transition is followed by  $\overline{\text{CAS}}$  active transition (active =  $V_{\text{IL}}$ ,  $t_{\text{RCD}}$  minimum) for all read or write cycles. The delay between  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time ( $t_{\text{RAH}}$ ) specification is met (and defines  $t_{\text{RCD}}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the module family per device:  $\overline{\text{RAS}}$ -only refresh cycle,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle, and page mode. All are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read-write cycle, and fast page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write ( $\overline{\text{W}}$ ) input level must be high ( $V_{\text{IH}}$ ),  $t_{\text{RCS}}$  (minimum) before the  $\overline{\text{CAS}}$  or active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both  $\overline{\text{CAS}}$  and output enable ( $\overline{\text{G}}$ ) control read access time:  $\overline{\text{CAS}}$  must be active before or at  $t_{\text{RCD}}$  maximum and  $\overline{\text{G}}$  must be active  $t_{\text{RAC}} - t_{\text{GA}}$  (both minimum) after  $\overline{\text{RAS}}$  active transition to guarantee valid data out (Q) at  $t_{\text{RAC}}$ . If the  $t_{\text{RCD}}$  maximum is exceeded and/or  $\overline{\text{G}}$  active transition does not occur in time, read access time is determined by either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock active transition ( $t_{\text{CAC}}$  or  $t_{\text{GA}}$ ).

## WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read-write. Early and late write modes are

discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{\text{W}}$  to active ( $V_{\text{IL}}$ ). Early and late write modes are distinguished by the active transition of  $\overline{\text{W}}$ , with respect to  $\overline{\text{CAS}}$ . Minimum active time  $t_{\text{RAS}}$  and  $t_{\text{CAS}}$ , and precharge time  $t_{\text{RP}}$ , apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{\text{W}}$  active transition at minimum time  $t_{\text{WCS}}$  before  $\overline{\text{CAS}}$  active transition. Column address setup and hold times ( $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$ ) and data in (D) setup and hold times ( $t_{\text{DS}}$ ,  $t_{\text{DH}}$ ) are referenced to in an early write cycle.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must stay active for  $t_{\text{RWL}}$  and  $t_{\text{CWL}}$ , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{\text{W}}$  active transition precedes or coincides with  $\overline{\text{CAS}}$  active transition, keeping data-out buffers disabled.

A late-write cycle (referred to as  $\overline{\text{G}}$ -controlled write) occurs when  $\overline{\text{W}}$  active transition is made after  $\overline{\text{CAS}}$  active transition.  $\overline{\text{W}}$  active transition could be delayed for almost 10 microseconds after  $\overline{\text{CAS}}$  active transition, ( $t_{\text{RCD}} + t_{\text{CWD}} + t_{\text{RWL}} + 2t_{\text{T}} \leq t_{\text{RAS}}$ , if other timing minimums ( $t_{\text{RCD}}$ ,  $t_{\text{RWL}}$ , and  $t_{\text{T}}$ ) are maintained. D timing parameters are referenced to  $\overline{\text{W}}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{\text{CAS}}$  active transition. Outputs are switched off by  $\overline{\text{G}}$  inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 of AC Operating Conditions table).  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must remain active for  $t_{\text{RWL}}$  and  $t_{\text{CWL}}$ , respectively, after  $\overline{\text{W}}$  active transition to complete the write cycle.  $\overline{\text{G}}$  must remain inactive for  $t_{\text{GH}}$  after  $\overline{\text{W}}$  active transition to complete the write cycle.

## READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{\text{W}}$  must remain high for  $t_{\text{CWD}}$  and/or  $t_{\text{AWD}}$  minimum, to guarantee valid Q before writing the bit.

## PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode ( $t_{\text{CAC}}$ ) is typically half the regular  $\overline{\text{RAS}}$  clock access time,  $t_{\text{RAC}}$ . Page mode operation consists of keeping  $\overline{\text{RAS}}$  active while toggling  $\overline{\text{CAS}}$  between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ . The row is latched by  $\overline{\text{RAS}}$  active transition, while each  $\overline{\text{CAS}}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum  $t_{\text{CP}}$ , while  $\overline{\text{RAS}}$  remains low ( $V_{\text{IL}}$ ). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first page mode cycle ( $t_{\text{PC}}$  or  $t_{\text{PRWC}}$ ). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by  $t_{\text{RASp}}$ . Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

### RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high ( $V_{IH}$ ) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\bar{W}$  must be inactive for time  $t_{WRP}$  before and time  $t_{WRH}$  after RAS active transition to prevent switching the device into a **test mode cycle**.

## Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle while RAS cycles inactive for  $t_{pp}$  and back to active starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).  $\bar{W}$  is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

1. Write 0s into all memory cells with normal write mode.
2. Select a column address, read 0 out and write 1 into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
3. Read the 1s that were written in step two in normal read mode.
4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
5. Read 0s which were written in step four in normal read mode.
6. Repeat steps one through five using complement data.




Figure 1. Hidden Refresh Cycle

## ORDERING INFORMATION (Order by Full Part Number)

MCM 36804 X XX  
 Motorola Memory Prefix — MCM  
 Part Number — 36804  
 X — Package (ASH = SIMM, ASHG = Gold Pad SIMM)  
 XX — Speed (50 = 50 ns, 60 = 60 ns, 70 = 70 ns)

Full Part Numbers — MCM36804ASH50 MCM36804ASHG50  
 MCM36804ASH60 MCM36804ASHG60  
 MCM36804ASH70 MCM36804ASHG70