

January 1994

## Two Dimensional Convolver

### Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Single Chip 3 x 3 Kernel Convolution
- Programmable On-Chip Row Buffers
- DC to 27MHz Clock Rate
- Cascadable for Larger Kernels and Images
- On-Chip 8-Bit ALU
- Dual Coefficient Mask Registers, Switchable in a Single Clock Cycle
- 8-Bit Signed or Unsigned Input and Coefficient Data
- 20-Bit Extended Precision Output
- Standard  $\mu$ P Interface

### Applications

- Image Filtering
- Edge Detection
- Adaptive Filtering
- Real Time Video Filters

### Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE
HSP48908GM-20/883	-55°C to +125°C	84 Lead PGA
HSP48908GM-27/883	-55°C to +125°C	84 Lead PGA

### Description

The Harris HSP48908/883 is a high speed Two Dimensional Convolver which provides a single chip implementation of a video data rate 3 x 3 kernel convolution on two dimensional data. It eliminates the need for external data storage through the use of the on-chip row buffers which are programmable for row lengths up to 1024 pixels.

There are internal register banks for storing two independent 3 x 3 filter kernels, thus facilitating the implementation of adaptive filters and multiple filter operations on the same data. The pixel data path also includes an on-chip ALU for performing real-time arithmetic and logical pixel point operations.

Data is provided to the HSP48908/883 in a raster scan non-interlaced fashion, and is internally buffered on images up to 1024 pixels wide for the 3 x 3 convolution operation. Images with larger rows and convolution with larger kernel sizes can be accommodated by using external row buffers and/or multiple HSP48908/883s. Coefficient and pixel input data are 8-bit signed or unsigned integers, and the 20-bit convolver output guarantees no overflow for kernel sizes up to 4 x 4. Larger kernel sizes can be implemented however, since the filter coefficients will normally be less than their maximum 8-bit values.

The HSP48908/883 is manufactured using an advanced CMOS process, and is a low power fully static design. The configuration of the device is controlled through a standard microprocessor interface and all inputs/outputs are TTL compatible.

4

VIDEO  
PROCESSING

HSP48908/883

Pinout

HSP48908/883 (PGA)  
TOP VIEW

11	CAS06	DOUT0	DOUT1	GND	DOUT5	DOUT6	DOUT8	DOUT10	DOUT12	DOUT13	DOUT15
10	CAS04	CAS05	CAS07	DOUT2	DOUT4	DOUT9	GND	DOUT11	DOUT14	GND	DOUT17
9	CAS03	GND			DOUT3	DOUT7	V <sub>CC</sub>			DOUT16	DOUT18
8	CAS01	CAS02								DOUT19	GND
7	OE #	GND	V <sub>CC</sub>						CASH1	FRAME #	CAS10
6	DIN1	CAS00	DIN0						CAS12	V <sub>CC</sub>	RESET #
5	DIN2	DIN3	DIN4						CAS15	CAS14	CAS13
4	DIN5	DIN6								CAS17	CAS16
3	DIN7	CIN1			CIN9	HOLD	LD #			CAS110	CAS18
2	CIN0	CIN3	CIN4	CIN7	GND	V <sub>CC</sub>	A2	EALU	CAS113	CAS111	CAS19
1	CIN2	CIN5	CIN6	CIN8	CLK	A1	CS #	A0	CAS115	CAS114	CAS12
	A	B	C	D	E	F	G	H	J	K	L

## Specifications HSP48908/883

### Absolute Maximum Ratings

Supply Voltage ..... +8.0V  
 Input, Output or I/O Voltage Applied .... GND-0.5V to  $V_{CC}+0.5V$   
 Storage Temperature Range ..... -65°C to +150°C  
 Junction Temperature ..... +175°C  
 Lead Temperature (Soldering 10 sec) ..... +300°C  
 ESD Classification ..... Class 1

### Reliability Information

Thermal Resistance  $\theta_{ja}$   $\theta_{jc}$   
 Ceramic PGA Package ..... 35.0°C/W 7.7°C/W  
 Maximum Package Power Dissipation at +125°C  
 Ceramic PGA Package ..... 1.45W  
 Gate Count..... 190,000 Transistors

**CAUTION:** Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

### Recommended Operating Conditions

Operating Temperature Range ..... -55°C to +125°C  
 Operating Voltage Range ..... +4.5V to +5.5V

**TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS**

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Logical 1 Input Voltage	$V_{IH}$	$V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2.2	-	V
Logical 0 Input Voltage	$V_{IL}$	$V_{CC} = 4.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.8	V
Clock Input High	$V_{IHC}$	$V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	3.0	-	V
Clock Input Low	$V_{ILC}$	$V_{CC} = 4.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.8	V
Output HIGH Voltage	$V_{OH}$	$I_{OH} = -400mA$ $V_{CC} = 4.5V$ (Note 1)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2.6	-	V
Output LOW Voltage	$V_{OL}$	$I_{OL} = +2.0mA$ $V_{CC} = 4.5V$ (Note 1)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	0.4	V
Input Leakage Current	$I_I$	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-10	+10	$\mu A$
Output or I/O Leakage Current	$I_O$	$V_{OUT} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-10	+10	$\mu A$
Standby Power Supply Current	$I_{CCSB}$	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5V$ Outputs Open (Note 4)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	500	$\mu A$
Operating Power Supply Current	$I_{CCOP}$	$f = 20.0MHz$ $V_{CC} = 5.5V$ Outputs Open, (Notes 2, 4)	1, 2, 3	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	160.0	mA
Functional Test	FT	(Notes 3, 4)	7, 8	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	-	-

NOTES: 1. Interchanging of force and sense conditions is permitted.  
 2. Operating Supply Current is proportional to frequency, typical rating is 8.0mA/MHz.  
 3. Tested as follows:  $f = 1MHz$ ,  $V_{IH} = 2.6$ ,  $V_{IL} = 0.4$ ,  $V_{OH} \geq 1.5V$ ,  $V_{OL} \leq 1.5V$ ,  $V_{IHC} = 3.4V$ , and  $V_{ILC} = 0.4V$ .  
 4. Loading is as specified in the test load circuit with  $C_L = 40pF$ .

4

VIDEO PROCESSING

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at:  $V_{CC} = 5.0V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  (Note 4)

PARAMETERS	SYMBOL	CONDI- TIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS				UNITS
					-27 (27MHz)		-20 (20MHz)		
					MIN	MAX	MIN	MAX	
Clock Period	T <sub>CYCLE</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	37	-	50	-	ns
Clock Pulse Width High	T <sub>PWH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	15	-	20	-	ns
Clock Pulse Width Low	T <sub>PWL</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	15	-	20	-	ns
Data Input Setup Time	T <sub>DS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	16	-	17	-	ns
Data Input Hold Time	T <sub>DH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
Clock to Data Out	T <sub>OUT</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	19	-	28	ns
Address Setup Time	T <sub>AS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	15	-	15	-	ns
Address Hold Time	T <sub>AH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
Configuration Data Setup Time	T <sub>CDS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	17	-	20	-	ns
Configuration Data Hold Time	T <sub>CDH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
LD# Pulse Width	T <sub>LPW</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	15	-	20	-	ns
LD# Setup Time	T <sub>LCS</sub>	Note 1	9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	30	-	37	-	ns
CIN7-0 Setup to CLK	T <sub>CS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	17	-	20	-	ns
CIN7-0 Hold from CLK	T <sub>CH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
CS# Setup to LD#	T <sub>CSS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
CS# Hold from LD#	T <sub>CSH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
RESET# Pulse Width	T <sub>RPW</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	37	-	50	-	ns
FRAME# Setup to CLK	T <sub>FS</sub>	Note 2	9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	25	-	30	-	ns
FRAME# Pulse Width	T <sub>FPW</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	37	-	50	-	ns
EALU Setup Time	T <sub>ES</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	15	-	17	-	ns
EALU Hold Time	T <sub>EH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	0	-	0	-	ns
HOLD Setup Time	T <sub>HS</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	13	-	14	-	ns
HOLD Hold Time	T <sub>HH</sub>		9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	2	-	2	-	ns
Output Enable Time	T <sub>EN</sub>	Note 3	9, 10, 11	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	-	19	-	28	ns

NOTES: 1. This specification applies only to the case where the HSP48908/883 is being written to during an active convolution cycle. It must be met in order to achieve predictable results at the next rising clock edge. In most applications, the configuration data and coefficients are loaded asynchronously and the T<sub>LCS</sub> specification may be disregarded.

2. While FRAME# is an asynchronous signal, it must be deasserted a minimum of T<sub>FS</sub> ns prior to the rising clock edge which is to begin loading pixel data for a new frame.

3. Transition is measured at  $\pm 200mV$  from steady state voltage with loading as specified in test load circuit with C<sub>L</sub> = 40pF.

4. A.C. Testing is performed as follows: Input levels (CLK Input) 4.0V and 0V, Input levels (All other Inputs) 0V and 3.0V, Timing Reference Levels (CLK) = 2.0V, (Others) = 1.5V. Output load per test load circuit with C<sub>L</sub> = 40pF. Output transition is measured at V<sub>OH</sub>  $\geq$  1.5V and V<sub>OL</sub>  $\leq$  1.5V.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	LIMITS				UNITS
					-27		-20		
					MIN	MAX	MIN	MAX	
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> = Open, f = 1 MHz, All measurements are referenced to device GND.	1	T <sub>A</sub> = +25°C	-	10	-	10	pF
Output Capacitance	C <sub>O</sub>	V <sub>CC</sub> = Open, f = 1 MHz, All measurements are referenced to device GND.	1	T <sub>A</sub> = +25°C	-	12	-	12	pF
Output Disable Time	T <sub>OZ</sub>		1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	35	-	40	ns
Output Rise Time	T <sub>R</sub>	From 0.8V to 2.0V	1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	6	-	6	ns
Output Fall Time	T <sub>F</sub>	From 2.0V to 0.8V	1, 2	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	6	-	6	ns


NOTES: 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes. 2. Loading is as specified in the test load circuit with C<sub>L</sub> = 40pF.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	-
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

4  
VIDEO  
PROCESSING


**Test Load Circuit**



\*INCLUDES STRAY AND JIG CAPACITANCE

Switch S1 Open for I<sub>CCSB</sub> and I<sub>CCOP</sub> Tests

**Burn-In Circuit**



**PGA BURN-IN SCHEMATIC**

PIN NAME	PGA PIN	BURN-IN SIGNAL
CIN2	A1	F13
CIN0	A2	F12
DIN7	A3	F7
DIN5	A4	F5
DIN2	A5	F2
DIN1	A6	F1
OE	A7	F10
CASO.1	A8	VCC/2
CASO.3	A9	VCC/2
CASO.4	A10	VCC/2
CASO.6	A11	VCC/2
CIN5	B1	F12
CIN3	B2	F13
CIN1	B3	F12
DIN6	B4	F6
DIN3	B5	F3
CASO.0	B6	VCC/2
GND	B7	GND
CASO.2	B8	VCC/2
GND	B9	GND
CASO.5	B10	VCC/2
POUT0	B11	VCC/2
CIN6	C1	F13
CIN4	C2	F13
DIN4	C5	F4
DIN0	C6	F0
VCC	C7	VCC
CASO.7	C10	VCC/2

PIN NAME	PGA PIN	BURN-IN SIGNAL
POUT1	C11	VCC/2
CIN8	D1	F14
CIN7	D2	F12
POUT2	D10	VCC/2
GND	D11	GND
CLK	E1	F0
GND	E2	GND
CIN9	E3	F14
POUT3	E9	VCC/2
POUT4	E10	VCC/2
POUT5	E11	VCC/2
A1	F1	F13
VCC	F2	VCC
HOLD	F3	F14
POUT7	F9	VCC/2
POUT9	F10	VCC/2
POUT6	F11	VCC/2
CS	G1	F12
A2	G2	F14
LOAD	G3	F11
VCC	G9	VCC
GND	G10	GND
POUT8	G11	VCC/2
A0	H1	F12
EALU	H2	F8
POUT11	H10	VCC/2
POUT10	H11	VCC/2
CASI.15	J1	F7

PIN NAME	PGA PIN	BURN-IN SIGNAL
CASI.13	J2	F5
CASI.5	J5	F5
CASI.2	J6	F2
CASI.1	J7	F1
POUT14	J10	VCC/2
POUT12	J11	VCC/2
CASI.14	K1	F6
CASI.11	K2	F3
CASI.10	K3	F2
CASI.7	K4	F7
CASI.4	K5	F4
VCC	K6	VCC
FRAME	K7	F15
POUT19	K8	VCC/2
POUT16	K9	VCC/2
GND	K10	GND
POUT13	K11	VCC/2
CASI.12	L1	F4
CASI.9	L2	F1
CASI.8	L3	F0
CASI.6	L4	F6
CASI.3	L5	F3
RESET	L6	F16
CASI.0	L7	F0
GND	L8	GND
POUT18	L9	VCC/2
POUT17	L10	VCC/2
POUT15	L11	VCC/2

- NOTES: 1. VCC/2 (2.7V ± 10%) used for outputs only.  
 2. 47KΩ (±20%) resistor connected to all pins except VCC and GND.  
 3. VCC = 5.5 ± 0.5V.

4. 0.1μF (min) capacitor between VCC and GND per position.  
 5. F0 = 100kHz ± 10%, F1 = F0/2, F2 = F1/2 ... F11 = F10/2, 40-60% Duty Cycle.  
 6. Input Voltage Limits: VIL = 0.8V max., VIH = 4.5V ± 10%.

**Die Characteristics**

**DIE DIMENSIONS:**

341 x 322 x 19 ± 1 mils

**METALLIZATION:**

Type: Si - Al or Si-Al-Cu  
Thickness: 8kÅ

**WORST CASE CURRENT DENSITY:**


2 x 10<sup>5</sup>A/cm<sup>2</sup>

**GLASSIVATION:**

Type: Nitrox  
Thickness: 10kÅ

**Metallization Mask Layout**

HSP48908/883



4  
VIDEO  
PROCESSING