

# MOS INTEGRATED CIRCUIT

# $\mu$ PD6452

## 12 LINE X 24 COLUMN ON-SCREEN CHARACTER DISPLAY CMOS LSI FOR S-VCR

### DESCRIPTION

The  $\mu$ PD6452 is on-screen character display CMOS LSI which is combined with microcomputers and used for S-VCR to display program reserved information, chapter numbers, etc. on screens.

This product is most suitable for the S-VCR because composite video signal or component video singal (Y/C signals) can be input and output. Character format is 12 dots x 18 dots, and one character enables displaying numbers kanji and hiragana. And this LSI can generate video signal internally so that characters can be displayed without external signals.

NEC provides two standard types —  $\mu$ PD6452CS-002 and  $\mu$ PD6452GT-102. Using same characters,  $\mu$ PD6452CS-002 is a 24-pin shrink DIP and  $\mu$ PD6452 GT-102 is a 24-pin SOP package.


### FEATURES

- Number of displayed character : 12 lines 24 columns
- Kinds of character : 128 (ROM)
- Character size : 1 dot-1H, 2H, 3H or 3H
- Dot matrix : 12 18 dots-with no clearance between neighboring characters
- Blinking ratio : 1:1, 3:1, or 1:3
- Input/Output of video signal : Composite video signal or Y/C signal
- Background : No background, black fringe, black square background, black solid background
- Internal video signal : Characters can be displayed on internal video signal (white, black, red, green, or blue)  
Internal video signal is noninterlaced video signal.
- Interface with microcomputer : 8-bit serial input format with BUSY signal
- Power supply : 5 V single
- Structure : Low-power-consumption CMOS

### ORDERING INFORMATION

PART NUMBER	PACKAGE
$\mu$ PD6452CS-002	24 pin plastic shrink DIP (300 mil)
$\mu$ PD6452GT-102	24 pin plastic SOP (375 mil)

## CONNECTION DIAGRAM (Top View)



Note: This bracket shows terminal arrangement for the mask code option when terminal 5 of μPD6452 is used for the synchronization protection monitor output (VMON)


## PIN DESCRIPTION

Pin No.	Symbol	Name	Function
1	C <sub>in</sub>	C signal input terminal	This terminal is used to input component C signals.
2	C <sub>ext</sub>	Cross color prevention capacitor terminal	This terminal is used to connect a cross color prevention capacitor.
3	C <sub>sync</sub>	Composite synchronous signal output terminal	This terminal is used to output a composite synchronous signal when an internal synchronous signal is generated (negative: synchronized).
4	SW	Composite/component switching input terminal	This terminal is used to input a component signal when the level becomes high; a composite signal when the level becomes low.
5	BUSY	BUSY signal output terminal	This output terminal is used to notify the microcomputer of whether a strobe signal may be input after input of serial data. When the level is low, a strobe signal may be input.
	V <sub>MON</sub> <sup>Note</sup>	Synchronous protection monitor output terminal	This output terminal is used to output synchronous protection monitor output. (Mask code option)
6	CLK	Clock pulse input terminal	This terminal is used to input a clock signal for reading data. At the rising edge of a clock pulse, the data sent to the DATA terminal is input.
7	STB	Strobe signal input terminal	This input terminal is used to input a strobe signal after input of serial data. At the rising edge of the pulse sent to the STB terminal, 8-bit data is read.
8	DATA	Serial data input terminal	This terminal is used to input control data in sync. with the clock pulse applied to the CLK terminal.
9	V <sub>D</sub> DD	Power supply terminal	This terminal is used to supply +5 V.
10 11	L <sub>OSC</sub> OUT L <sub>OSC</sub> IN	LC oscillation terminal	This terminal is used to connect the coil and capacitor of the dot clock frequency oscillator.
12	DVSS	Digital ground terminal	This terminal is connected to the ground of the system.
13 14	X <sub>OSC</sub> IN X <sub>OSC</sub> OUT	X'tal oscillation terminal	This is an X'tal oscillation terminal of the oscillator for generating an internal synchronous signal.
15	V <sub>sync</sub>	Vertical synchronous signal input terminal	This terminal is used to input a vertical synchronous signal (active low).
16	H <sub>sync</sub>	Horizontal synchronous signal input terminal	This terminal is used to input a horizontal synchronous signal (active low). Oscillation occurs at the rising edge of the H <sub>sync</sub> signal.
17	C <sub>BLK</sub>	Color signal blanking signal output terminal	This terminal is used to output a blanking signal that cuts a video color signal during input of an external component signal.
18	V <sub>CL</sub>	Character level adjusting terminal	This terminal is used to adjust the character signal level (white level).
19	V <sub>BL</sub>	Background level adjusting terminal	This terminal is used to adjust the background signal level (black level).
20	V <sub>VL</sub>	Internal video signal/Y-signal level adjusting terminal	This input terminal is used to adjust the level (sync chip level) of the generated internal video signal/Y-signal.
21	AVSS	Analog ground terminal	This terminal is connected to the ground of the system.
22	VIDEO OUT/ YOUT	video/Y signal output terminal	The case of the internal mode: This terminal is used to output the composite video signal (SW=0) or the component Y signal (SW=1) mixed with the character signal. The case of the external mode: This terminal is used to output the composite video signal (SW=0) or the component Y signal (SW=1) mixed with the character signal. These composite video signal and Y signal are input from terminal 23 (Video in/Y in).
23	VIDEO IN/YIN	Video/Y signal input terminal	This terminal is used to input a composite video signal or component Y signal (negative: synchronized, positive: video).

Pin No.	Symbol	Name	Function
24	Cout	C signal output terminal	<p>The case of the internal mode: This terminal is used to output the component C signal mixed with the character signal (SW=1). The output becomes open as inputting the composite video signal (SW=0).</p> <p>The case of the external mode: This terminal is used to output the component C signal mixed with the character signal (SW=1). This component C signal is input from terminal 1 (Cin). The output becomes open as inputting the composite video signal (SW=0).</p>

Note: The BUSY output can be switched to the synchronous protection monitor output terminal ( $V_{MON}$ ) with a mask code option.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Supply Voltage	$V_{DD}-V_{SS}$	7	V
Input Voltage	$V_{IN}$	$V_{DD} + 0.3 > V_{IN} > V_{SS} - 0.3$	V
Output Voltage	$V_{OUT}$	$V_{DD} + 0.3 > V_{OUT} > V_{SS} - 0.3$	V
Operation Temperature	$T_{opt}$	-20 to +75	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	-40 to +125	$^\circ\text{C}$
Output Current	$I_D$	$\pm 5$	mA

## RECOMMENDED OPERATION RANGE

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	$V_{DD}-V_{SS}$	4.5	5.0	5.5	V
LC Oscillation Frequency	$f_{osc}$	4	7	10	MHz
Control Input High-level Voltage	$V_{IH}$	2.4			V
Control Input Low-level Voltage	$V_{IL}$			0.8	V
Synchronization Signal Input High-level Voltage	$V_{IH}$	2.4			V
Synchronization Signal Input Low-level Voltage	$V_{IL}$			0.8	V
External Video Signal Input Voltage	$V_i$	0		$V_{DD}$	V
Character Signal Level Set Voltage	$V_{CL}$	0		$V_{DD}$	V
Background Signal Level Set Voltage	$V_{BL}$	0		$V_{DD}$	V
Internal Video Signal Level Set Voltage	$V_{VL}$	2.5		$V_{DD}$	V

**ELECTRICAL CHARACTERISTICS ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{ V}$ ,  $V_{SS} = 0\text{ V}$  RH  $\leq 70\%$ ,  $L_{osc} = 39/56\text{ }\mu\text{H}$ ,  $C_{out} = 30\text{ pF}$ ,  $C_{IN} = 5$  to  $30\text{ pF}$ )**

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Operating Voltage Range	$V_{DD}-V_{SS}$	4.5	5.0	5.5	V	$f_{osc} = 10\text{ MHz}$
Consumed Current	$I_{DD}$			15	mA	$f_{osc} = 10\text{ MHz}$
Xtal Operating Oscillation Frequency (1)	$f_{scn.}$		14.318180		MHz	NTSC mode
Xtal Operating Oscillation Frequency (2)	$f_{scp}$		17.734476		MHz	PAL mode
Control Output High-level Voltage (Note)	$V_{OH}$	4.5			V	$I_O = -0.5\text{ mA}$
Control Output Low-level Voltage (Note)	$V_{OL}$			0.5	V	$I_O = 0.5\text{ mA}$
Blue Background High-level Voltage (*)	$V_{VBA}$	1.56	1.73	1.90	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Blue Background Low-level Voltage (*)	$V_{VBL}$	1.16	1.29	1.42	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Color Burst High-level Voltage(*)	$V_{VUH}$	1.30	1.44	1.58	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Color Burst Low-level Voltage (*)	$V_{VUL}$	1.02	1.13	1.24	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Brightness Background Blue Level Voltage (*)	$V_{BY}$	1.35	1.50	1.65	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Blue Background Amplitude (*)	$V_{BPP}$	0.35	0.44	0.53	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Background Color Burst Amplitude (*)	$V_{CUP}$	0.35	0.44	0.53	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Color Center Level Voltage (*)	$V_{CC}$	1.13	1.25	1.38	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Pedestal Level Voltage (*)	$V_{PD}$	1.16	1.29	1.42	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$
Synchronous Level Voltage (*)	$V_{SYT}$	0.90	1.00	1.10	V	$V_{DD} = 5.0\text{ V}$ , $V_{VL} = 2.5\text{ V}$


(\*) INT mode signal output.

Note: Control output signals . . . . . BUSY,  $C_{sync}$ , CBLK.


This bracket shows terminal arrangement for the mask code option when terminal 5 of  $\mu$ PD6452 is used for the synchronization protection monitor output ( $V_{MON}$ ).

## INT mode output level


Internal video signal output



Y signal output



C signal output



## Type of Command

Control commands are eight-bit serial input types. Commands are executed by STB pulse input after serial input of eight-bit data. Before executing a program always issue a format reset command (format and Synchronous protection mode assignment command "FR = 1") to release the test mode.

COMMAND LIST FOR  $\mu$ PD6452

CONTENT	F <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Display Character Data	0	0	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
Blink Data for Each Character	0	1	0	0	0	Blink	0	0	0
Character Display Line Address	0	1	0	0	1	AR <sub>3</sub>	AR <sub>2</sub>	AR <sub>1</sub>	AR <sub>0</sub>
Character Display Column Address	0	1	0	1	AC <sub>4</sub>	AC <sub>3</sub>	AC <sub>2</sub>	AC <sub>1</sub>	AC <sub>0</sub>
Color Assignment for Background/ Internal Video Signal	0	1	1	0	BS <sub>4</sub>	BS <sub>3</sub>	R <sub>V</sub>	G <sub>V</sub>	B <sub>V</sub>
Display ON/OFF, Blink, LC Oscillation Control	0	1	1	1	0	DO	BL <sub>2</sub>	BL <sub>1</sub>	L OSC
NTSC/PAL Switching, External/Internal Video Switching, Crystal Oscillation Control	0	1	1	1	1	0	N/P	Ex/In	X OSC
Format and Synchronous Protection Mode Assignment	X	1	1	1	1	1	FF	F <sub>0</sub>	FR
Display Position Vertical Address	1	0	1	0	V <sub>4</sub>	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>
Display Position Horizontal Address	1	1	1	0	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>
Character Size Assignment Note	1	1	0	S <sub>5</sub>	S <sub>4</sub>	AR <sub>3</sub>	AR <sub>2</sub>	AR <sub>1</sub>	AR <sub>0</sub>
Test Mode Set	1	1	1	1	0	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>

### Format Assignment and Format Reset (Test Mode Release)

Although commands for  $\mu$ PD6452 consist of nine bits, they are separated into two banks because serial interface shift register uses eight bits. Switching of banks is made by bit 1 ( $F_0$ ) of the format assignment command.

#### Command for bank '0' ( $F_0 = 0$ )

- Displayed character data
- Blink data for each character
- Character display line address
- Character display column address
- Color assignment for background/internal video signal
- Display ON/OFF, Blink, LC Oscillation Control
- NTSC/PAL Switching, External/Internal Video Switching, Crystal Oscillation Control

#### Command for bank '1' ( $F_0 = 1$ )

- Display position vertical address
- Display position horizontal address
- Character size assignment
- Test mode set

### Format Reset (Test Mode Release)

Setting bit 0 ( $F_R$ ) of format and synchronous protection mode assignment command to "1" releases the test command mode and resets the following command. Since the test command mode stops normal commands from being received, always perform format reset to release test command mode before program execution. If format resetting is carried out during character display (display on), the display may be disturbed. Be sure to execute display off command before format resetting.

#### Reset Command

Size register ( $AR_{0,3}$ ) on every row is set to " $(S_5, S_4) = (0, 0)$ ."

(Minimum size is assigned on every line.)

To release the test command mode without resetting the command above, use the test command mode release statement  $(F_0, D_7, D_6, D_5, D_4, D_3, D_2, D_1, D_0) = (1, 1, 1, 1, 0, 0, 0, 0, 0)$ .

#### Synchronous protection mode


The Synchronous protection mode, "for frame" or "for field" may be selected with "format, synchronous protection mode assignment" command "FF".

"0" : for frame

"1" : for field

Please refer to the page 28 about synchronization protection.


## Format and Synchronous Protection Mode Assignment Command










These indicate that this command is the format assignment command.

## Character Patterns of μPD6452CS-002 and μPD6452GT-102

The μPD6452CS-002 and μPD6452GT-102 can display 128 character patterns (numbers, letters, kanji, etc.) as follows page11. Character codes 0H-7EH can be changed by mask code option. Character code 7FH is fixed on display OFF code, so that character patterns can't be entered. Although μPD6452CS-002 and μPD6452GT-102 have different package, the character patterns in character generator ROM are the same.

Character Patterns of  $\mu$ PD6452CS-002 & 6452GT-102





(Character  
patterns  
can't be  
entered.)

**Note:** In black block background and total black background mode, blank data (10H) generates background but no characters. DISPLAY OFF DATA (7FH) doesn't generate background or characters. If no-background or black trimmed character background mode is selected, BLANK DATA (10H) and DISPLAY OFF DATA (7FH) don't generate background or characters.


## Character Display

There 12 lines by 24 columns of characters displayed (288 characters in all) as follows:


AC4, AC3 AC2 AC1, AC0	0000000001	0001000011	0010000101	0011000111	0100001001	0101001011	0110001101	0111001111	1000010001	1001010011	1010010100	1011010101	1011101011
AR3	0000	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
AR2	0001	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
AR1	0010	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
AR0	0011	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	0100	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	0101	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	0110	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	0111	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	1000	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	1001	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	1010	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -
	1011	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -

## Writing Displayed Character Data and Blink Data for Each Character


The data write address can be set directly into the address counter by the character display line address command and character display column address command. After setting write address, feed blink data for each character with the blink data command. Blink data is stored by character in an internal register. After that, input displayed character data with the displayed character data command. Blink data and displayed data which has been stored in an internal register is written in video RAM in synchronization with dot clock (signal) at the rise of the STB pulse input at the end of displayed character data command. The write address is incremented as follows after displayed data is written in video RAM. To continue to write displayed character data without changing blink data, input the displayed character data command.




Column address counter    AC<sub>4</sub>, AC<sub>3</sub>, AC<sub>2</sub>, AC<sub>1</sub>, AC<sub>0</sub>



Line address counter    AR<sub>3</sub>, AR<sub>2</sub>, AR<sub>1</sub>, AR<sub>0</sub>




**Character Display Line Address Command**

Row address assignment bit				
AR <sub>3</sub>	AR <sub>2</sub>	AR <sub>1</sub>	AR <sub>0</sub>	Function
0	0	0	0	The first line is set.
0	0	0	1	The second line is set. }
1	0	1	1	The 12th line is set. }

Enter only addresses OH – BH.


These show that this command is the character display line address command.

**Character Display Column Address Command**

Column address assignment bit					
AC <sub>4</sub>	AC <sub>3</sub>	AC <sub>2</sub>	AC <sub>1</sub>	AC <sub>0</sub>	Function
0	0	0	0	0	The first column is set.
0	0	0	0	1	The second column is set. }
1	0	1	1	1	The 24th column is set. }


Set only address OH – 17H.

These show that this command is the character display column address command.

**Blink Data Command for Each Character**

Blink assignment bit for each character	
Blink	Function
0	No blinking
1	Blinking

These show that this command is the blink data command according to character.

**Displayed Character Data Command**

Character assignment bit							
C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	Function
0	0	0	0	0	0	0	Data of character code 00H is output.
0	0	0	0	0	0	1	Data of character code 01H is output.
						1	
1	1	1	1	1	1	0	Data of character code 7EH is output.
1	1	1	1	1	1	1	Display OFF data.

These show that this command is the displayed character data command.

**Turning Total Display ON or OFF**

The display can be partially turned off with Blank data or display off data. The total display turned off with display ON/OFF, blink, and LC oscillation control commands. When display OFF is set with this command, characters and backgrounds are not output.

Display ON or OFF is executed in synchronization with  $V_{sync}$ . A command transferred between the display ON/OFF command and  $V_{sync}$  is executed first.

If an attempt is made to transfer display OFF command data in the display-on state and write character data with a character data command before  $V_{sync}$  is input, the character data is written first in the display-on state.


**Character Blinking**

This IC enables blinking for each character with display ON/OFF, blink, and LC oscillation control commands. Blinking characters are determined with the character blink data command. The blinking period is about 1 second (64 times longer than 1 vertical cycle), and three blinking ratios (1:1, 3:1, and 1:3) are available.

**LC Oscillation Control**

Since this IC enables control of LC oscillation with display ON/OFF, blink, and LC oscillation control commands, oscillation can be suspended while characters aren't displayed, so that power can be saved. Since character output isn't reliable after suspension of oscillation, set the display ON/OFF control bit (Do) to "0" (display OFF).


**Note:** When display is ON, the oscillation synchronizes  $H_{sync}$ , so the oscillation is stopping at the low level term of  $H_{sync}$ . When display is OFF, the oscillation keeps on irrespective of  $H_{sync}$ .

**Display ON/OFF, Blink, and LC Oscillation Commands**

These show that this command is the display ON/OFF, blink and LC oscillation command.

### Character Display Address

Character display starting address is determined as follows with values assigned by both the display position vertical address command ( $F_0, D_7, D_6, D_5, D_4, D_3, D_2, D_1, D_0 = (1, 0, 1, 1, V_4, V_3, V_2, V_1, V_0)$ ) and the display position horizontal address command ( $F_0, D_7, D_6, D_5, D_4, D_3, D_2, D_1, D_0 = (1, 1, 1, 0, H_4, H_3, H_2, H_1, H_0)$ ).



**Note:** Vertical address counter is incremented by the leading edge of the horizontal synchronous pulse.

### Assignment Command for Display Position Vertical Address

F<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

1	0	1	1	V <sub>4</sub>	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>
---	---	---	---	----------------	----------------	----------------	----------------	----------------

Vertical address assignment bits					Start address
V <sub>4</sub>	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	
0	0	0	0	0	From the trailing edge of the vertical synchronous pulse 9 x 0H
0	0	0	0	1	From the trailing edge of the vertical synchronous pulse 9 x 1H
}				}	
1	1	1	1	1	From the trailing edge of the vertical synchronous pulse 9 x 31H

These show that this command is the assignment command for the display position address.

### Assignment Command for Display Position Horizontal Address

F<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

1	1	1	0	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>
---	---	---	---	----------------	----------------	----------------	----------------	----------------


Horizontal address assignment bits					Start address
H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>	
0	0	0	0	0	From the trailing edge of the horizontal synchronous pulse $12/f_{osc}(\text{MHz}) \times 1 [\mu\text{s}]$
0	0	0	0	1	From the trailing edge of the horizontal synchronous pulse $12/f_{osc}(\text{MHz}) \times 2 [\mu\text{s}]$
}				}	
1	1	1	1	1	From the trailing edge of the horizontal synchronous pulse $12/f_{osc}(\text{MHz}) \times 32 [\mu\text{s}]$

These show that this command is the assignment command for the display position horizontal address.

### Assignment of Character Size

Character size for each line can be selected from 1H, 2H, 3H or 4H of 1 dot. Row and character size is assigned with the character size assignment command.

#### Character Size Assignment Command



Row address selection bit				
AR <sub>3</sub>	AR <sub>2</sub>	AR <sub>1</sub>	AR <sub>0</sub>	Function
0	0	0	0	The first line is selected.
0	0	0	1	The second line is selected.
}			}	
1	0	1	1	The 12th line is selected.

Enter only addresses OH to BH.

Character size specification bit		Character dot size			
S <sub>5</sub>	S <sub>4</sub>	Longitudinal	1 H	Lateral	t <sub>dot</sub>
0	0		2 H		2 · t <sub>dot</sub>
0	1		3 H		3 · t <sub>dot</sub>
1	0		4 H		4 · t <sub>dot</sub>
1	1				

$$t_{dot} = \frac{1}{f_{osc}(\text{MHz})} \mu\text{s}$$

These show that this command is the character size assignment command.


### External/Internal Video Switching

When TV broadcasting signal can't be received or when unprerecorded tape is being played, synchronization is poor and mixing of the character signal results in poor character display. In such cases an internal simplified video signal (raster signal of one color out of white, black, red, green and blue) should be generated with NTSC/PAL switching, external/internal video switching, or crystal oscillation control command, so that mixing of the character signal becomes possible. When an external video signal is used, crystal oscillation can be stopped by setting the crystal oscillation control bit ( $X_{osc}$ ) to "0." This reduces power consumption. Internal video signal is noninterlaced video signal.


### NTSC/PAL Switching

The internal simplified video signal shown above can be used in both NTSC and PAL systems by changing NTSC/PAL switching bit with the NTSC/PAL switching, external/internal video switching, or X'tal oscillation control command and by changing the external X'tal (14.318 18 MHz for NTSC, 17.734 476 MHz for PAL).

### External/Internal Video Switching, X'tal Oscillation Control Command




## Adjusting Sync tip level, Character level, and Background level




## External mode

## Internal mode


① For composite







① For composite



② For component



② For component



Note: Since there is no built-in pedestal clamp circuit for external video signal, connect direct current clamp circuit in front of "video in/Y in".

### Background Assignment and Color Changing of Internal Video Signal

The background can be selected for each screen image from no-background, black-fringe, black square background, and black-solid background by the background internal video signal color assignment command. The background color is black.

When an internal video signal is used because of NTSC/PAL switching, external/internal video switching, and X'tal oscillation control command, raster color is switched by this background internal video signal color assignment command as well. In this case, white, black, red, green, or blue can be selected.

- No background ..... Character is totally surrounded by image or internal video signal.
- Black fringe ..... Characters are trimmed with 1 dot-minimum character (1H/1 dot).
- Black square background ..... The 12 line x 24 column block displaying characters has a black background.
- Black solid background ..... Image signal or internal video signal is totally omitted and whole screen has a black background.


### Background Internal Video Signal Color Assignment Command

F <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	1	1	0	BS4	BS3	R <sub>V</sub>	G <sub>V</sub>	B <sub>V</sub>


Internal simplified video signal color assignment bit			
R <sub>V</sub>	G <sub>V</sub>	B <sub>V</sub>	Function
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Setting impossible
1	0	0	Red
1	0	1	Setting impossible
1	1	0	Setting impossible
1	1	1	White

Background assignment bit		
BS4	BS3	Function
0	0	No background
0	1	Black fringe
1	0	Black square background
1	1	Black solid background

These show that this command is the background/internal video signal color assignment command.

**Display in Various Background Modes****No background**


White (character)

Color of image or  
internal video signal**Black fringe**

White (character)




Black (background)

Color of image or  
internal video signal**Black Square background**

White (character)



Black (background)

Color of image or  
internal video signal**Black Solid background**

White (character)



Black (background)

Color of image or  
internal video signal

### 1. No background

Only characters are displayed.

### 2. Black fringe

Characters with black fringe are displayed. Black fringe of a character which is used the edge of dot-matrix (right and left) is displayed in neighbor character area for 1 dot.

The fringe is the dot of the smallest character size and irrespective of character size.

### 3. Black square background

The black square background is displayed in character display area.

In this case, the background is displayed in outside of character display area (right and left) for 1 dot.

In case of using "Display OFF data", the background is displayed in the inside edge of "Display OFF data" for 1 dot.


### 4. Black solid background

The black solid background is displayed in the all area of screen.


In case of using "Display OFF data", the background is displayed in the inside edge of "Display OFF data" for 1 dot.

In case of using "Display OFF data".

- Black square background




- Black solid background



Note: The "1 dot" is the dot of the smallest character size and irrespective of character size.

### Synchronous protection operation

Synchronous protection operation is performed depending on the area \*\*\*\* where the  $V_{sync}$  rises, and the displayed character does'nt shake vertically.



Synchronous protection operation can be assigned the format "for frame" or "for field".

for frame: Same as synchronous protection operation of the preceding frame (two field before).

for field: Same as synchronous protection operation of the preceding field.

The mode "for frame" or "for field" may be selected with the "format and synchronous protection assignment" command "FF".


"0": for frame

"1": for field

Synchronous protection monitor output is enabled by changing the BUSY signal output to the synchronous protection monitor output ( $V_{MON}$ ) with the mask code option. The output is as follows:

"Low": Synchronous protection operation


"High": No synchronous protection .




For format data, a busy signal is generated after the internal conditions are completely determined. When writing data in VRAM, a busy signal is generated after the completion of writing in VRAM. When the VRAM write period extends into the horizontal retrace line period, the busy signal becomes longer than usual, so be careful. (This is because oscillation is suspended during the horizontal retrace line period, so writing in VRAM becomes impossible.)

**Note:** As the synchronous protection monitor output function is selected in mask code option, the 1st-terminal can't output the BUSY signal.

Please take care of the data transmitting and keep the recommended operation timing.



RECOMMENDED OPERATION TIMING ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} - V_{SS} = 5.0\text{ V}$ )


ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Min. Setup Time	$t_{D\phi}$	200			ns	
Min. Hold Time	$t_{\phi D}$	200			ns	
Min. Clock Low-level Width	$t_{\phi WL}$	700			ns	
Min. Clock High-level Width	$t_{\phi WH}$	700			ns	
Min. Clock $\rightarrow$ Strobe Time	$t_{\phi S}$	400			ns	
Min. Strobe High-level Width	$t_{SWH}$	1			$\mu\text{s}$	
Clock Cycle	$t_{\phi CY}$	1.6			$\mu\text{s}$	
Min. Busy $\rightarrow$ Strobe Time	$t_{B\phi}$	100			ns	
Min. $V_{sync}$ Low-level Width	$t_{VWL}$	4			$\mu\text{s}$	
Min. $H_{sync}$ Low-level Width	$t_{HWL}$	4			$\mu\text{s}$	
Max. Strobe $\rightarrow$ Strobe Time	$t_{C\phi}$	14.4			$\mu\text{s}$	Displayed Character Data Command transmits at display ON with following conditions. Strobe high-level Width: 1 $\mu\text{s}$ $H_{sync}$ low-level Width: 5 $\mu\text{s}$ $f_{osc}$ : 6 MHz Character size: 2H/dot
		11.1			$\mu\text{s}$	Displayed Character Data Command transmits at display OFF with following conditions. Strobe high-level Width: 1 $\mu\text{s}$ $H_{sync}$ low-level Width: 5 $\mu\text{s}$ $f_{osc}$ : 6 MHz Character size: 2H/dot
Min. Strobe $\rightarrow$ Clock Time	$t_{SY\phi}$	4			$\mu\text{s}$	Commands except Displayed Character Data Command transmit.

The calculate expression of Max. Strobe  $\rightarrow$  Strobe Time

$$t_{C\phi} = STB \text{ High} + H_{sync} \text{ Low} + (25/f_{osc}) \times (\text{character size}) + 100 \text{ ns}$$

When the display is off: 15  
 When the display is off: 0


## ADOPTED CIRCUIT



Note: The peripheral amplifier uses +12 V. To use +5 V, give attention to the amplifier configuration.  
Use analog ground and digital ground separate.

Note: This bracket shows terminal arrangement for the mask code option when terminal 5 of μPD6452 is used for the synchronization protection monitor output (V<sub>MON</sub>).

## 24PIN PLASTIC SHRINK DIP (300 mil)



S24C-70-300B


## NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	23.12 MAX.	0.911 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	$0.50^{+0.10}$	$0.020^{+0.004}_{-0.006}$
F	0.85 MIN.	0.033 MIN.
G	$3.2^{+0.3}$	$0.126^{+0.012}$
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007

$\mu$ PD6452GT-102

## 24PIN PLASTIC SOP (375 mil)



P24GM-50-375B-1

## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	15.54 MAX.	0.612 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
E	$0.1^{+0.1}_{-0.05}$	$0.004^{+0.004}_{-0.003}$
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
H	$10.3^{+0.3}_{-0.2}$	$0.406^{+0.013}_{-0.012}$
I	7.2	0.283
J	1.6	0.063
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
L	$0.8^{+0.2}_{-0.1}$	$0.031^{+0.009}_{-0.008}$
M	0.12	0.005