

## 2Mx8 MONOLITHIC NOR FLASH (SMD 5962-97609\*)

### FEATURES

- Access Times of 90, 120, 150ns
- Packaging:
  - 56 lead, Hermetic Ceramic, 0.520" CSOP (Package 207). Fits standard 56 SSOP footprint.
  - 44 pin Ceramic LCC\*\*
- Sector Architecture
  - 32 equal size sectors of 64KBytes each
  - Any combination of sectors can be erased. Also supports full chip erase.
- 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx8
- Commercial, Industrial, and Military Temperature Ranges
- 5V Read and Write
- Low Power CMOS
- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET# pin resets internal state machine to the read mode.
- Multiple Ground Pins for Low Noise Operation


This product is subject to change without notice.

\* For reference only. See table page 7.

\*\* Package to be developed.

Note: For programming information and waveforms refer to Flash Programming 16M5 Application Note AN0038.

**FIGURE 1 – PIN CONFIGURATION FOR WMF2M8-XXX5**



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-2.0 to +7.0	V
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C
Endurance - Write/Erase Cycles (Mil Temp)		100,000 min	cycles
Data Retention (Mil Temp)		20	years

**NOTES:**

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See . Maximum DC voltage on output and I/O pins is V<sub>CC</sub> + 0.5 V. During voltage transitions, outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns. See .
- Minimum DC input voltage on A9, OE#, RESET# pins is -0.5V. During voltage transitions, A9, OE#, RESET# pins may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Maximum DC input voltage on A9, OE#, and RESET# is 12.5 V which may overshoot to 13.5 V for periods up to 20 ns.

Stresses greater than those listed in this section may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5	-	+0.8	V
Operating Temperature (Mil.)	T <sub>A</sub>	-55	-	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	-	+85	°C
Operating Temperature (Com.)	T <sub>A</sub>	0	-	+70	°C

**DC CHARACTERISTICS — CMOS COMPATIBLE**

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = V <sub>CC MAX</sub> , V <sub>IN</sub> = GND to V <sub>CC</sub>		10	µA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = V <sub>CC MAX</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	µA
V <sub>CC</sub> Active Current for Read (1)	I <sub>CC1</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , f = 5MHz		40	mA
V <sub>CC</sub> Active Current for Program or Erase (2)	I <sub>CC2</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub>		60	mA
V <sub>CC</sub> Standby Current	I <sub>CC3</sub>	V <sub>CC</sub> = V <sub>CC MAX</sub> , CS# = V <sub>CC</sub> ± 0.5V, f = 5MHz, RESET# = V <sub>CC</sub> ± 0.5V		2.0	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12.0 mA, V <sub>CC</sub> = V <sub>CC MIN</sub>		0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = V <sub>CC MIN</sub>	0.85xV <sub>CC</sub>		V
Low V <sub>CC</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

**NOTES:**

- The I<sub>CC</sub> is typically less than 2mA/MHz, with OE# at V<sub>IH</sub>.
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.

**CAPACITANCE**
**T<sub>A</sub> = +25°C**

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	C <sub>AD</sub>	V <sub>I/O</sub> = 0 V, f = 1.0MHz	12	pF
Output Enable capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0MHz	12	pF
Write Enable capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0MHz	12	pF
Chip Select capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0MHz	12	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0MHz	12	pF

This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – WE# CONTROLLED**

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	90		120		150		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>CS</sub>	0		0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	45		50		50		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>AS</sub>	0		0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>DS</sub>	45		50		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		ns
Address Hold Time	t <sub>WLAX</sub>	t <sub>AH</sub>	45		50		50		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>WPH</sub>	20		20		20		ns
Duration of Byte Programming Operation (1)	t <sub>WHWH1</sub>			300		300		300	μs
Sector Erase (2)	t <sub>WHWH2</sub>			15		15		15	sec
Read Recovery Time before Write	t <sub>GHWL</sub>		0		0		0		μs
V <sub>CC</sub> Setup Time	t <sub>VCS</sub>		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t <sub>OEH</sub>	10		10		10		ns
RESET# Pulse Width		t <sub>RP</sub>	500		500		500		ns

**NOTES:**

1. Typical value for t<sub>WHWH1</sub> is 7μs.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

**AC CHARACTERISTICS – READ-ONLY OPERATIONS**

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	90		120		150		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>ACC</sub>		90		120		150	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>CE</sub>		90		120		150	ns
Output Enable to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		40		50		55	ns
Output Enable Hold Time	Read Toggle &	t <sub>OEH</sub>	0		0		0		ns
	Data Polling		10		10		10		ns
Chip Select High to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>DF</sub>		20		30		35	ns
Output Enable High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>DF</sub>		20		30		35	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	t <sub>AXQX</sub>	t <sub>OH</sub>	0		0		0		ns
RESET# Low to Read Mode (1)		t <sub>Ready</sub>		20		20		20	μs


1. Guaranteed by design, not tested.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED**

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	90		120		150		ns
Write Enable Setup Time	$t_{WLEL}$	$t_{WS}$	0		0		0		ns
Chip Select Pulse Width	$t_{ELEH}$	$t_{CP}$	45		50		50		ns
Address Setup Time	$t_{AVEL}$	$t_{AS}$	0		0		0		ns
Data Setup Time	$t_{DVEH}$	$t_{DS}$	45		50		50		ns
Data Hold Time	$t_{EHDX}$	$t_{DH}$	0		0		0		ns
Address Hold Time	$t_{ELAX}$	$t_{AH}$	45		50		50		ns
Chip Select Pulse Width High	$t_{EHEL}$	$t_{CPH}$	20		20		20		ns
Duration of Byte Programming Operation (1)	$t_{WHWH1}$			300		300		300	$\mu$ s
Sector Erase Time (2)	$t_{WHWH2}$			15		15		15	sec
Read Recovery Time	$t_{GHEL}$		0		0		0		$\mu$ s
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		$t_{OEHL}$	10		10		10		ns

**NOTES:**

1. Typical value for  $t_{WHWH1}$  is 7 $\mu$ s.
2. Typical value for  $t_{WHWH2}$  is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

**FIGURE 2 – AC TEST CIRCUIT**

**AC Test Conditions**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**

- $V_z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.



**HARDWARE RESET (RESET#)**

Parameter				
Std	Description	Test Setup	All Speed Options	Unit
$t_{READY}$	RESET Pin Low (During Embedded Algorithms) to Read or Write (See Note)	Max	20	$\mu$ s
$t_{READY}$	RESET Pin Low (Not During Embedded Algorithms) to Read or Write (See Note)	Max	500	ns
$t_{RP}$	RESET Pulse Width	Min	500	ns
$t_{RH}$	RESET High Time Before Read (See Note)	Min	50	ns
$t_{RB}$	RY/BY Recovery Time	Min	0	ns

**TEMPORARY SECTOR UNPROTECTED**

Parameter				
Std	Description		All Speed Options	Unit
tVIDR	V <sub>ID</sub> Rise and Fall time (see notes)	Min	500	ns
tRSP	RESET# setup time for temporary sector unprotect	Min	4	ms

NOTE:  
Not 100% tested.

**PACKAGE 207 – 56 LEAD, CERAMIC SOP**

**PACKAGE DIMENSION – 44 LEAD, CERAMIC LCC\*\***


**ORDERING INFORMATION**

	<b>W M F 2M 8 - XXX X X 5 X</b>
<b>MICROSEMI CORPORATION</b> _____	
<b>MONOLITHIC</b> _____	
<b>NOR FLASH</b> _____	
<b>ORGANIZATION, 2M x 8</b> _____	
<b>ACCESS TIME (ns)</b> _____	
<b>PACKAGE TYPE:</b> _____	
DA = 56 Lead CSOP (Package 207) fits standard 56 SSOP footprint	
L = 44 Lead Ceramic LCC*	
<b>DEVICE GRADE:</b> _____	
M = Military, 883 Screened      -55°C to +125°C	
I = Industrial                      -40°C to +85°C	
C = Commercial                    0°C to +70°C	
<b>V<sub>PP</sub> PROGRAMMING VOLTAGE</b> _____	
5 = 5V	
<b>LEAD FINISH:</b> _____	
Blank = Gold plated leads	
A = Solder dip leads	

\* Package to be developed.

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
2M x 8 Flash Monolithic	64KByte	150ns	56 lead CSOP (DA)	5962-97609 01HXX
2M x 8 Flash Monolithic	64KByte	120ns	56 lead CSOP (DA)	5962-97609 02HXX
2M x 8 Flash Monolithic	64KByte	90ns	56 lead CSOP (DA)	5962-97609 03HXX

NOTE: This table is for reference only. For 5962-97609 ordering information and specifications refer to latest SMD document.

**Document Title**

2Mx8 MONOLITHIC NOR FLASH, SMD 5962-97609

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 7	Changes (Pg. 1-15) 7.1 Change document layout from White Electronic Designs to Microsemi 7.2 Add document Revision History page	June 2011	Final
Rev 8	Changes (Pg. 1, 15) 8.1 Add "NOR" to headline	August 2011	Final
Rev 9	Changes (Pg. 1-14) 9.1 Update features 9.2 Update <i>Absolute Maximum Ratings, Recommended DC Operating Conditions and DC Characteristics</i> charts 9.3 Delete subtitles from the <i>AC Characteristics</i> charts 9.4 Delete waveforms diagrams 9.5 Update package 207 and 44 Lead Ceramic LCC diagrams 9.6 Update ordering information and SMD charts	June 2012	Final
Rev 10	Change (Pg. 6) (ECN 9789) 10.1 Changed lead dimensions on Package 207	January 2016	Final