



54ABT/74ABT2952C Octal Registered Transceiver

General Description

The 'ABT2952C is an octal registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and TRI-STATE® output enable signals are provided for each register. The output pins are guaranteed to source 32 mA (24 mA mil.) and to sink 64 mA (48 mA mil.).

Features


- Separate clock, clock enable and TRI-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA

- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latching protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code: See Section 10


Connection Diagrams

Pin Assignment for
DIP, SOIC, SSOP and Flatpak



TL/F/10969-3

Pin Assignment for LCC



TL/F/10969-4

Pin Descriptions

Pin Names	Description
A ₀ -A ₇	A-Register Inputs/B-Register TRI-STATE Outputs
B ₀ -B ₇	B-Register Inputs/A-Register TRI-STATE Outputs
\overline{OEA}	Output Enable A-Register
CPA	A-Register Clock
\overline{CEA}	A-Register Clock Enable
\overline{OEB}	Output Enable B-Register
CPB	B-Register Clock
\overline{CEB}	B-Register Clock Enable

Pin Descriptions (Continued)

Output Control


\overline{OE}	Internal Q	Output	Function
		'ABT2952C	
H	X	Z	Disable Outputs
L	L	L	Enable Outputs
L	H	H	

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = HIGH Impedance
 / = LOW-to-HIGH Transition
 NC = No Change

Register Function Table (Applies to A or B Register)

Inputs			Internal Q	Function
D	CP	\overline{CE}		
X	X	H	NC	Hold Data
L	/	L	L	Load Data
H	/	L	H	

Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disable or Power-Off State	-0.5V to +5.5V
in the HIGH State	-0.5V to V _{CC}

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)
DC Latchup Source Current	-500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	-40°C to +85°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V
Minimum Input Edge Rate	(ΔV/Δt)
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT2952C			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	54ABT/74ABT	2.5		V	Min	I _{OH} = -3 mA (A _n , B _n) I _{OH} = -24 mA (A _n , B _n) I _{OH} = -32 mA (A _n , B _n)
		54ABT	2.0				
		74ABT	2.0				
V _{OL}	Output LOW Voltage	54ABT		0.55	V	Min	I _{OL} = 48 mA (A _n , B _n) I _{OL} = 64 mA (A _n , B _n)
		74ABT		0.55			
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA (Non-I/O Pins) All Other Pins Grounded
I _{IH}	Input HIGH Current				5	μA	Max V _{IN} = 2.7V (Non-I/O Pins) (Note 2) V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test				7	μA	Max V _{IN} = 7.0V (Non-I/O Pins)
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)				100	μA	Max V _{IN} = 5.5V (A _n , B _n)
I _{IL}	Input LOW Current				-5	μA	Max V _{IN} = 0.5V (Non-I/O Pins) (Note 2) V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current				50	μA	0V-5.5V V _{OUT} = 2.7V (A _n , B _n); OEA or OEB = 2.0V
I _{IL} + I _{OZL}	Output Leakage Current				-50	μA	0V-5.5V V _{OUT} = 0.5V (A _n , B _n); OEA or OEB = 2.0V
I _{OS}	Output Short-Circuit Current	-100			-275	mA	Max V _{OUT} = 0V (A _n , B _n)
I _{CEx}	Output HIGH Leakage Current				50	μA	Max V _{OUT} = V _{CC} (A _n , B _n)
I _{ZZ}	Bus Drainage Test				100	μA	0.0V V _{OUT} = 5.5V (A _n , B _n); All Others GND
I _{CCH}	Power Supply Current				250	μA	Max All Outputs HIGH
I _{CCL}	Power Supply Current				30	mA	Max All Outputs LOW
I _{CCZ}	Power Supply Current				50	μA	Max Outputs TRI-STATE; All Others GND
I _{CCT}	Additional I _{CC} /Input				2.5	mA	Max V _I = V _{CC} - 2.1V; All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} (Note 2)	No Load			0.18	mA/MHz	Max Outputs Open OEA or OEB = GND, Non-I/O = GND or V _{CC} One Bit toggling, 50% duty cycle (Note 1)

Note 1: For 8-bit toggling, I_{CCD} < 1.4 mA/MHz.

Note 2: Guaranteed, but not tested.

DC Electrical Characteristics (SOIC package) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions C _L = 50 pF, R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.6	0.8	V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.2	-1.0		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics: See Section 2 for Waveforms (SOIC and SSOP Package)

Symbol	Parameter	74ABT			54ABT		74ABT		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = -55°C to +125°C V _{CC} = 4.5V to 5.5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Max Clock Frequency	200					200		MHz	
t _{PLH} t _{PHL}	Propagation Delay CPA or CPB to A _n or B _n	1.5	3.4	5.3			1.5	5.3	ns	2-3, 5
t _{PZH} t _{PZL}	Output Enable Time OE _A or OE _B to A _n or B _n	1.5	3.2	5.5			1.5	5.5	ns	2-4
t _{PHZ} t _{PLZ}	Output Disable Time OE _A or OE _B to A _n or B _n	1.5	3.6	6.0			1.5	6.0	ns	2-4

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74ABT		54ABT		74ABT		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A = -55°C to +125°C V _{CC} = 4.5V to 5.5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF			
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n or B _n to CPA or CPB	2.5				2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n or B _n to CPA or CPB	1.5				1.5		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW CE _A or CE _B to CPA or CPB	2.5				2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CE _A or CE _B to CPA or CPB	1.5				1.5		ns	2-6
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CPA or CPB	3.0				3.0		ns	2-3

Extended AC Electrical Characteristics: See Section 2 (SOIC package)

Symbol	Parameter	74ABTC		74ABTC		74ABTC		Units	Fig. No.
		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF 8 Outputs Switching (Note 4)		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 250 pF (Note 5)		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 250 pF 8 Outputs Switching (Note 6)			
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	1.5	6.0	2.0	8.0	2.5	10.5	ns	2-4
t _{PHL}	CPA or CPB to A _n or B _n	1.5	6.0	2.0	8.0	2.5	10.5		
t _{PZH}	Output Enable Time	1.5	6.0	2.0	8.0	2.5	11.5	ns	2-4
t _{PZL}	OE _A or OE _B to A _n or B _n	1.5	6.0	2.0	8.0	2.5	11.5		
t _{PHZ}	Output Disable Time	1.5	6.0	(Note 7)		(Note 7)		ns	2-4
t _{PZL}	OE _A or OE _B to A _n or B _n	1.5	6.0						

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Skew: See Section 2 (SOIC package)

Symbol	Parameter	74ABT		74ABT		Units	Fig. No.
		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 8 Outputs Switching (Note 4)			
		Max		Max			
t _{OSHL} (Note 1)	Pin to Pin Skew HL Transitions	1.0		1.5		ns	2-13
t _{OSLH} (Note 1)	Pin to Pin Skew LH Transitions	1.0		2.0		ns	2-13
t _{PS} (Note 5)	Duty Cycle LH-HL Skew	2.0		4.5		ns	2-14
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Transitions	2.1		4.5		ns	2-17
t _{PV} (Note 2)	Device to Device Skew LH/HL Transitions	2.5		5.0		ns	2-20

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance


Symbol	Parameter	Typ	Units	Conditions $T_A = 25^\circ\text{C}$
C_{IN}	Input Capacitance	5	pF	$V_{CC} = 0\text{V}$ (Non I/O Pins)
$C_{I/O}$ (Note 1)	Output Capacitance	11	pF	$V_{CC} = 5.0\text{V}$ (A_n, B_n)

Note 1: $C_{I/O}$ is measured at frequency $f = 1\text{ MHz}$, per MIL-STD-883B, Method 3012.


t_{PLH} vs Temperature (T_A)
 $C_L = 50\text{ pF}$, 1 Output Switching




t_{PHL} vs Temperature (T_A)
 $C_L = 50\text{ pF}$, 1 Output Switching




t_{PLH} vs Load Capacitance
1 Output Switching, $T_A = 25^\circ\text{C}$




t_{PHL} vs Load Capacitance
1 Output Switching, $T_A = 25^\circ\text{C}$









t_{PLH} vs Load Capacitance
8 Outputs Switching, $T_A = 25^\circ\text{C}$



t_{PHL} vs Load Capacitance
8 Outputs Switching, $T_A = 25^\circ\text{C}$




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.

tpzL vs Temperature (TA)
CL = 50 pF, 8 Outputs Switching




TL/F/10969-26

tpLZ vs Temperature (TA)
CL = 50 pF, 8 Outputs Switching




TL/F/10969-27

tpzL vs Load Capacitance
8 Outputs Switching, TA = 25°C




TL/F/10969-28

tpzH vs Load Capacitance
8 Outputs Switching, TA = 25°C



TL/F/10969-29

tpLH vs Number Output Switching
VCC = 5.0V, TA = 25°C, CL = 50 pF



TL/F/10969-30

Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.