

Le7947C


Subscriber Line Interface Circuit



DISTINCTIVE CHARACTERISTICS

- Ideal for China National applications
- Low standby power
- -39.8 V to -58 V battery operation
- On-hook transmission
- Tip Open state for ground-start lines
- Two-wire impedance set by single external impedance
- Programmable constant-current feed
- Programmable loop-detect threshold
- Current gain = 200
- Polarity reversal option
- On-chip Thermal Management (TMG) feature
- On-chip ring and test relay driver and relay snubber circuits

BLOCK DIAGRAM




NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
Le7947C*	JC
	PC
	DC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military grade products.


**Legerity reserves the right to fulfill all orders for this device with parts marked with the "Am" part number prefix, until such time as all inventory bearing this mark has been depleted. It should be noted that parts marked with either the "Am" or the "Le" part number prefix are equivalent devices in terms of form, fit, and function. The only difference between the two is in the part number prefix appearing on the topside mark.*

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

CONNECTION DIAGRAMS

Top View



Notes:

1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate.
3. NC = No Connect

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

PIN DESCRIPTIONS

Pin Names	Type	Description
AGND/DGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C4–C1	Input	Decoder. SLIC control pins. C4 is MSB and C1 is LSB. TTL compatible.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3–C1 and E0). The output is open-collector with a built-in 15 k Ω pull-up resistor.
E0	Input	\overline{DET} enable. A logic High enables \overline{DET} . A logic Low disables \overline{DET} .
HPA	Capacitor	High-pass filter capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-pass filter capacitor. B(RING) side of high-pass filter capacitor.
NC	—	No connect This pin is not internally connected.
RD	Resistor	Detect resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). The sign of V_{RDC} is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring relay driver. Open collector driver with emitter internally connected to BGND.
RSN	Input	Receive summing node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node.
TESTOUT	Output	Test relay driver. Open collector driver with emitter internally connected to AGND.
TMG	Thermal	Thermal management. External resistor connects between this pin and VBAT to offload power dissipation from SLIC. Functions during normal polarity, Active state.
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation.
VBAT	Battery	Battery supply and connection to substrate.
VCC	Power	+5 V power supply.
VEE	Power	–5 V power supply.
VTX	Output	Transmit audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

ABSOLUTE MAXIMUM RATINGS

Storage temperature	-55°C to +150°C
V _{CC} with respect to AGND/DGND	-0.4 V to +7 V
V _{EE} with respect to AGND/DGND	+0.4 V to -7 V
V _{BAT} with respect to AGND/DGND:	
Continuous	+0.4 V to -70 V
10 ms	+0.4 V to -75 V
BGND with respect to AGND/DGND	+3 V to -3 V
A(TIP) or B(RING) to BGND:	
Continuous	-70 V to +1 V
10 ms (f = 0.1 Hz)	-70 V to +5 V
1 μs (f = 0.1 Hz)	-80 V to +8 V
250 ns (f = 0.1 Hz)	-90 V to +12 V
Current from A(TIP) or B(RING)	±150 mA
RINGOUT/TESTOUT current	50 mA
RINGOUT/TESTOUT voltage	BGND to +7 V
RINGOUT/TESTOUT transient	BGND to +10 V
DA and DB inputs	
Voltage on ring-trip inputs	V _{BAT} to 0 V
Current into ring-trip inputs	±10 mA
C4-C1 and E0	
Input voltage	-0.4 V to V _{CC} + 0.4 V
Maximum power dissipation, continuous, T _A = 70°C, No heat sink (See note):	
In 32-pin PLCC package	1.7 W
Thermal Data	θ _{JA}
In 32-pin PLCC package	43°C/W typ

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature, and operation above 145°C junction temperature may degrade device reliability.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V _{CC}	4.75 V to 5.25 V
V _{EE}	-4.75 V to -5.25 V
V _{BAT}	-38.9 V to -58 V
AGND/DGND	0 V
BGND with respect to AGND/DGND	-100 mV to +100 mV
Load resistance on VTX to ground	10 kΩ min

Operating Ranges define those limits between which device functionality is guaranteed.

* Legerity guarantees the performance of this device over commercial (0 to 70°C) and industrial (-40 to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Transmission Performance						
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4, 7
Analog output (V_{TX}) impedance			3		Ω	4
Analog (V_{TX}) output offset voltage	0°C to +70°C -40°C to +85°C	-40 -45		+40 +45	mV	— 4
Overload level, 2-wire and 4-wire	Active state	2.5			Vpk	2a
Overload level	On hook, $R_{LAC} = 600 \Omega$	0.9			Vrms	2b
THD (Total Harmonic Distortion)	0 dBm +7 dBm		-64 -55	-50 -40	dB	5
THD, on hook	0 dBm, $R_L = 600 \Omega$			-35.5		
Longitudinal Capability (See Test Circuit D)						
Longitudinal to metallic L-T, L-4	200 Hz to 3.4 kHz 0°C to +70°C -40°C to +85°C	52 50	70		dB	— 4
Longitudinal signal generation 4-L	200 Hz to 800 Hz normal polarity	40				
Longitudinal current per pin	Active state OHT state	20 10	35 17.5		mArms	
Longitudinal impedance at A or B	0 to 100 Hz		25	35	Ω /pin	
Idle Channel Noise						
C-message weighted noise	$R_L = 600 \Omega$		+7	+14	dBrnC	4
Psophometric weighted noise	$R_L = 600 \Omega$		-83	-76	dBmp	
Insertion Loss (2- to 4-Wire and 4- to 2-Wire, See Test Circuits A and B)						
Gain accuracy over temperature	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20	dB	— 4
Gain accuracy over frequency	300 Hz to 3400 Hz 0°C to +70°C -40°C to +85°C	-0.1 -0.15		+0.1 +0.15	dB	5 4
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm 0°C to +70°C -40°C to +85°C	-0.1 -0.15		+0.1 +0.15	dB	4 4
Gain accuracy	On-hook, OHT state	-1.0		+1.0	dB	4
Balance Return Signal (4- to 4-Wire)						
Gain accuracy over temperature	Ref: 0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20	dB	3 4
Gain accuracy over frequency	300 Hz to 3400 Hz 0°C to +70°C -40°C to +85°C	-0.1 -0.15		+0.1 +0.15	dB	3 4
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm 0°C to +70°C -40°C to +85°C	-0.1 -0.15		+0.1 +0.15	dB	3, 4 4
Group delay	0 dBm, 1 kHz		4		μ s	4, 7

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Line Characteristics						
I_L , Short loops, Active or OHT	$R_{LDC} = 600 \Omega$ $0^\circ\text{C to }+70^\circ\text{C}$ $-40^\circ\text{C to }+85^\circ\text{C}$	27.7 27.4	30.5 30.5	33.3 33.3	mA	— 4
I_L , Long loops, Active or OHT	$R_{LDC} = 1900 \Omega$, BAT = 39.8 V	15				
I_L , Long loops, Active or OHT	$R_{LDC} = 1900 \Omega$, BAT = 48.0 V	18	18.6			
I_L , Accuracy, Standby state	$I_L = \frac{ V_{BAT} - 3 \text{ V}}{R_L + 1800}$ $T_A = 25^\circ\text{C}$ $R_L = 600 \Omega$	$0.7I_L$ 13	I_L 18.7	$1.3I_L$		
I_L , Loop current, Tip Open state	$R_L = 0 \Omega$ B to GND B to $V_{BAT} + 6 \text{ V}$		0 30 30	100	μA mA mA	
I_L , Loop current, Open Circuit state	$R_L = 0 \Omega$			100	μA	
I_L LIM	Active, A and B to GND		100	130	mA	
V_A , Active, ground-start signaling	A to $-48 \text{ V} = 7 \Omega$, B to GND = 100Ω	-7.5	-5			4
V_{AB} , Open circuit voltage		-39	-40.9		V	
Power Supply Rejection Ratio ($V_{RIPPLE} = 100 \text{ mVrms}$), Active Normal State						
V_{CC}	50 Hz to 3.4 kHz	30	40		dB	5
V_{EE}	50 Hz to 3.4 kHz	28	35			
V_{BAT}	50 Hz to 3.4 kHz	28	50			5, 8
Effective internal resistance	CAS pin to GND	85	170	255	k Ω	4
Power Dissipation						
On hook, Open Circuit state			25	100	mW	
On hook, Standby state			45	85		
On hook, OHT state			120	180		
On hook, Active state	$R_{TMG} = \text{Open}$ $R_{TMG} = 2 \text{ k}\Omega$		180 195	270 300		
Off hook, Standby state	$R_L = 600 \Omega$		860	1300		
Off hook, OHT state	$R_{TMG} = \text{Open}$, $R_L = 300 \Omega$		1280	1690		
Off hook, Active state	$R_{TMG} = 2 \text{ k}\Omega$, $R_L = 300 \Omega$		830	1200		
Supply Currents, Battery = -58 V						
I_{CC} , on-hook V_{CC} supply current	Open Circuit state OHT state Standby state Active state, BAT = -48 V		1.7 4.9 2.2 6.3	2.5 7.5 3.0 8.5	mA	
I_{EE} , on-hook V_{EE} supply current	Open Circuit state OHT state Standby state Active state, BAT = -48 V		0.7 2.0 0.77 2.1	2.0 3.5 2.0 5.0		
I_{BAT} , on-hook V_{BAT} supply current	Open Circuit state OHT state Standby state Active state, BAT = -48 V		0.18 0.19 0.45 4.2	1.0 4.7 1.5 5.7		
RFI Rejection						
RFI rejection	100 kHz to 30 MHz (See Figure F)			1.0	mVrms	4


NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Logic Inputs (C4–C1 and E0)						
V_{IH} , Input High voltage		2.0			V	
V_{IL} , Input Low voltage					V	
I_{IH} , Input High current		-75		40	μ A	
I_{IL} , Input Low current	C4–C1 and E0	-400			μ A	
Logic Output (DET)						
V_{OL} , Output Low voltage	$I_{OUT} = 0.3$ mA, 15 k Ω to V_{CC}			0.4	V	
V_{OH} , Output High voltage	$I_{OUT} = -0.1$ mA, 15 k Ω to V_{CC}	2.4			V	
Ring-Trip Detector Input (DA, DB)						
Bias current		-500	-50		nA	
Offset voltage	Source resistance = 2 M Ω	-50	0	+50	mV	6
Loop Detector						
I_T , Loop-detect threshold tolerance	$R_D = 33$ k Ω , $I_T = 375/R_D$	-12		12	%	
Relay Driver Output (RINGOUT)						
On voltage	$I_{OL} = 35$ mA		+0.3	+0.5	V	
Off leakage	$V_{OH} = +5$ V			100	μ A	
Zener breakover	$I_Z = 100$ μ A	6	7.2		V	
Zener on voltage	$I_Z = 30$ mA		10		V	
Test Driver Output (TESTOUT)						
On voltage	$I_{OL} = 35$ mA		+0.5	+0.75	V	
Off leakage	$V_{OH} = +5$ V			100	μ A	
Zener breakover	$I_Z = 100$ μ A	6	7.2		V	
Zener on voltage	$I_Z = 30$ mA		10		V	

RELAY DRIVER SCHEMATICS




SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Typ	Max	Unit	Note
tshdd	E0 Low to $\overline{\text{DET}}$ Low	Switchhook Detect State (See Figure E)	0°C to +70°C -40°C to 85°C			1.1	μs	4
tshdo	E0 Low to $\overline{\text{DET}}$ High					3.8 4.0		

SWITCHING WAVEFORMS

E0 to $\overline{\text{DET}}$




Note:

All delays measured at 1.4 V level.

Notes:

- Unless otherwise noted, test conditions are $BAT = -48\text{ V}$, $V_{CC} = +5\text{ V}$, $V_{EE} = -5\text{ V}$, $R_L = 600\ \Omega$, $R_{DC1} = R_{DC2} = 8.2\text{ k}\Omega$, $R_D = 33\text{ k}\Omega$, no fuse resistors, $C_{HP} = 0.33\ \mu\text{F}$, $C_{DC} = 0.33\ \mu\text{F}$, $C_{CAS} = 0.33\ \mu\text{F}$, $D_1 = 1\text{N}400\text{x}$, two-wire AC input impedance is a $600\ \Omega$ resistance synthesized by the programming network shown below.



- Overload level is defined when $THD = 1\%$.
 - Overload level is defined when $THD = 1.5\%$.
- Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- Tested with $0\ \Omega$ source impedance. $2\text{ M}\Omega$ is specified for system design only.
- Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1 above. The network reduces the group delay to less than $2\ \mu\text{s}$. The effect of group delay on the linecard performance may be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.
- This parameter degrades when the SLIC is in the battery-dependent anti-sat region. See the DC Feed Characteristics section on page 11 for a description of battery-dependent anti-sat region.

NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS

Table 1. SLIC Decoding


State	C3	C2	C1	Two-Wire Status	$\overline{\text{DET}}$ Output
0	0	0	0	Open Circuit	Ring trip
1	0	0	1	Ringling	Ring trip
2	0	1	0	Active	Loop detector
3	0	1	1	On-hook TX (OHT)	Loop detector
4	1	0	0	Tip Open	Loop detector
5	1	0	1	Standby	Loop detector
6	1	1	0	Active Polarity Reversal	Loop detector
7	1	1	1	OHT Polarity Reversal	Loop detector

Note:
C4 logic High enables the TESTOUT relay driver.

Table 2. User-Programmable Components

$Z_T = 200(Z_{2WIN} - 2R_F)$	Z_T is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_L}{G_{42L}} \cdot \frac{200 \cdot Z_T}{Z_T + 200(Z_L + 2R_F)}$	Z_{RX} is connected from V_{RX} to R_{SN} . Z_T is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$ $C_{DC} = 1.5 \text{ ms} \cdot \frac{R_{DC1} + R_{DC2}}{R_{DC1} \cdot R_{DC2}}$	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$R_D = \frac{375}{I_T}$, $C_D = \frac{0.5 \text{ ms}}{R_D}$	R_D and C_D form the network connected from RD to -5 V and I_T is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	C_{CAS} is the regulator filter capacitor and f_c is the desired filter cut-off frequency.
$I_{OHT} = \frac{500}{R_{DC1} + R_{DC2}}$	OHT loop current (constant-current region).
Thermal Management Equations (Normal Active and Tip Open States)	
$R_{TMG} \geq \frac{V_{BAT} - 6 \text{ V}}{I_{LOOP}}$	R_{TMG} is connected from TMG to VBAT and is used to limit power dissipation within the SLIC in Normal Active and Tip Open states only.
$P_{RTMG} = \frac{(V_{BAT} - 6 \text{ V} - (I_L \cdot R_L))^2}{R_{TMG}}$	Power dissipated in the thermal management resistor, R_{TMG} during Active and Tip Open states.
$P_{SLIC} = V_{BAT} \cdot I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 \text{ W}$	Power dissipated in the SLIC while in Active and Tip Open states.

DC FEED CHARACTERISTICS



$$R_{DC} = 16,400 \Omega$$

$$R_D = 33 \text{ k}\Omega$$

Notes:


1. Constant-current region: $I_L = \frac{500}{R_{DC}}$
2. Anti-sat turn-on: $V_{AB} = 0.69 |V_{BAT}| + 5.8, \quad |V_{BAT}| \leq 40.0 \text{ V}$
 $V_{AB} = 33.4, \quad |V_{BAT}| > 40.0 \text{ V}$
3. Open Circuit voltage: $V_{AB} = 0.69 |V_{BAT}| + 8.47, \quad |V_{BAT}| \leq 47.0 \text{ V}$
 $V_{AB} = 40.9, \quad |V_{BAT}| > 47.0 \text{ V}$
4. Anti-sat ($I_L > I_{DET}$):
 - a. $V_{AB} = 0.69 |V_{BAT}| + 9.967 - I_L \frac{R_{DC}}{120}, \quad 4a \leq 4b$
 - b. $V_{AB} = 45.9 - I_L \frac{R_{DC}}{40}, \quad 4a > 4b$
5. Anti-sat region ($I_L < I_{DET}$):
 - a. $V_{AB} = 0.69 |V_{BAT}| + 8.47 - I_L \frac{R_{DC}}{120}, \quad 5a \leq 5b$
 - b. $V_{AB} = 40.9 - I_L \frac{R_{DC}}{40}, \quad 5a > 5b$
6. Loop-detect threshold (I_{DET}): $I_{DET} = \frac{375}{R_D}$
7. Anti-sat transition region, off-hook to on-hook.
8. Anti-sat transition region, on-hook to off-hook.

a. V_A-V_B (V_{AB}) Voltage vs. Loop Current (Typical)

NOT RECOMMENDED FOR NEW DESIGNS


NOT RECOMMENDED FOR NEW DESIGNS

DC FEED CHARACTERISTICS (continued)



$R_{DC} = 22.72 \text{ k}\Omega$
 $V_{BAT} = 48 \text{ V}$
 $R_D = 35.4 \text{ k}\Omega$

b. Loop Current vs. Load Resistance (Typical)



Feed current programmed by R_{DC1} and R_{DC2}


c. Feed Programming

Figure 1. DC Feed Characteristics


NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS


TEST CIRCUITS




A. Two- to Four-Wire Insertion Loss



B. Four- to Two-Wire Insertion Loss and Balance Return Signal



C. Longitudinal Balance




D. Two-Wire Return Loss Test Circuit


NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

TEST CIRCUITS (continued)



E. Loop-Detector Switching




F. RFI Test Circuit

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

TEST CIRCUITS (continued)





G. Le7947C Test Circuit

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

PHYSICAL DIMENSIONS

32-Pin PLCC



NOTE :

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- △ TO BE MEASURED AT SEATING PLANE \square -C- \square CONTACT POINT.
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTUSION. ALLOWABLE MOLD PROTUSION IS 0.010 IN PER SIDE. DIMENSIONS D, AND E, INCLUDE MOLD MISMATCH AND DETERMINED AT THE PARTING LINE; THAT IS D1 AND E1 ARE MEASURED AT THE EXTREME MATERIAL CONDITION AT THE UPPER OR LOWER PARTING LINE.
- △ EXACT SHAPE OF THIS FEATURE IS OPTIONAL.
- △ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
6. SUM OF DAM BAR PROTUSIONS TO BE 0.007 MAX PER LEAD.
7. CONTROLLING DIMENSION : INCH.
8. REFERENCE DOCUMENT : JEDEC MS-016

Symbol	Dimension in inch		
	Min	Nom	Max
A	0.125	—	0.140
A1	0.075	0.090	0.095
D	0.485	0.490	0.495
D1	0.447	0.450	0.453
D2	0.205 REF		
E	0.585	0.590	0.595
E1	0.547	0.550	0.553
E2	0.255 REF		
θ	0°	—	10°

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

REVISION SUMMARY

Revision A to B

- Minor changes were made to the data sheet style and format to conform to Legerity standards.
- Deleted the Ceramic DIP and Plastic DIP packages and references to them.
- The physical dimension (PL032) was added to the Physical Dimensions section.

Revision B to C

- Updated OPN (Ordering Part Number) throughout document.
- Replaced obsolete sales office listing page.
- Updated physical dimension drawings.
- Absolute Maximum Ratings: Notes updated to standard.
- Operating Ranges: Temperature statement updated to standard.

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

DISCONTINUED DEVICE
NOT RECOMMENDED FOR
NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

© 2002 Legerity, Inc.
All rights reserved.

Trademarks

Legerity, the Legerity logo and combinations thereof, and QSLAC, DSLAC, are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.