

54LS295B Shift Register

4-Bit Shift Register with 3-State Outputs

Military Logic Products

Product Specification

FEATURES

- 4-bit parallel load shift register
- Independent 3-State buffer outputs
- See '395 for serial expansion and Master Reset version

DESCRIPTION

The 54LS295B is a 4-bit Shift Register with serial and parallel synchronous operating modes and four 3-State buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is High, data is loaded from the Parallel Data

outputs ($D_0 - D_3$) into the register synchronous with the High-to-Low transition of the Clock input (CP). When PE is Low, the data at the Serial Data input (D_S) is loaded into the Q_0 flip-flop, and the data in the register is shifted one bit to the right in the direction ($Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$) synchronous with the negative transition of the clock. The PE and Data inputs are fully edge-triggered and must be stable only one setup time prior to the High-to-Low transition of the clock.

The 3-State output buffers are designed to drive heavily loaded 3-State buses or large capacitive loads. The active High

Output Enable (OE) controls all four 3-State buffers independent of the register operation. When OE is High the data in the register appears at the outputs. When OE is Low the outputs are in the High impedance "off" state, which means they will neither drive nor load the bus.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
14-Pin Ceramic DIP	54LS295B/BCA
14-Pin Ceramic FlatPack	54LS295B/BDA
20-Pin Ceramic LLCC	54LS295B/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54LS
All	Inputs	1LSUL
All	Outputs	30LSUL

NOTE: A 54LS Unit Load (LSUL) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.

PIN CONFIGURATION




LOGIC SYMBOL



Shift Register

54LS295B

LOGIC DIAGRAM



MODE SELECT — FUNCTION TABLE

REGISTER OPERATING MODES	INPUTS				REGISTER OUTPUTS			
	CP	PE	D _S	D _n	Q ₀	Q ₁	Q ₂	Q ₃
Shift right	↓	l	l	X	L	q ₀	q ₁	q ₂
	↓	l	h	X	H	q ₀	q ₁	q ₂
Parallel load	↓	h	X	l	L	L	L	L
	↓	h	X	h	H	H	H	H

3-STATE BUFFER OPERATING MODES	INPUTS		OUTPUTS
	OE	Q _n (Register)	Q ₀ , Q ₁ , Q ₂ , Q ₃
Read	H	L	L
	H	H	H
Disabled	L	X	(Z)

- H = High voltage level
- h = High voltage level one setup time prior to the High-to-Low clock transition
- L = Low voltage level
- l = Low voltage level one setup time prior to the High-to-Low clock transition
- q_n = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low clock transition
- X = Don't care
- (Z) = High impedance "off" state
- ↓ = High-to-Low transition

Shift Register

54LS295B

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +1	mA
V_O	Voltage applied to output in High output state range	-0.5 to + V_{CC}	V
T_{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			+0.7	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-1.0	mA
I_{OL}	Low-level output current			12	mA
T_A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V_{OH}	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}$	2.4	3.1		V
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}, V_{IL} = \text{Max}, I_{OL} = \text{Max}$		0.25	0.4	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$			-1.5	V
I_{OZH}	Offstate output current, High-level voltage applied	$V_{CC} = \text{Max}, V_{IL} = \text{Max}, V_O = 2.7V$			20	μA
I_{OZL}	Offstate output current, Low-level voltage applied	$V_{CC} = \text{Max}, V_{IH} = \text{Min}, V_O = 0.4V$			-20	μA
I_{IH2}	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7.0V$			0.1	mA
I_{IH1}	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7V$			20	μA
I_{IL}	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.4	mA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{Max}$	-30		-130	mA
I_{CC}	Supply current ⁴ (total)	$V_{CC} = \text{Max}$	Condition 1	16	29	mA
			Condition 2	17	33	mA

Shift Register

54LS295B

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
f_{MAX}	Maximum Clock frequency	Waveform 1	30		MHz
t_{PHL} t_{PLH}	Propagation delay Clock to output	Waveform 1		23 30	ns ns
t_{PZH}	Enable time to High level	Waveform 2		26	ns
t_{PZL}	Enable time to Low level	Waveform 3		30	ns
t_{PHZ}	Disable time from High level	Waveform 2, $C_L = 5\text{pF}^5$		20	ns
t_{PLZ}	Disable time from Low level	Waveform 3, $C_L = 5\text{pF}^5$		20	ns
t_{PHZ}	Disable time from High level	Waveform 2, $C_L = 50\text{pF}$		36	ns
t_{PLZ}	Disable time from Low level	Waveform 3, $C_L = 50\text{pF}$		22	ns

AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t_w	Clock pulse width	Waveform 1	16		ns
t_s	Setup time, data to clock	Waveform 4	20		ns
t_h	Hold time, data to clock	Waveform 4	20		ns
t_s	Setup time, PE to clock	Waveform 4	20		ns
t_h	Hold time, PE to clock	Waveform 4	10		ns

AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^6$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$, $R_L = 110\Omega$		
			Min	Max	
f_{MAX}	Maximum Clock frequency	Waveform 1 ¹	30		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to output	Waveform 1		30 39	ns ns
t_{PZH}	Enable time to High level	Waveform 2		34	ns
t_{PZL}	Enable time to Low level	Waveform 3		39	ns
t_{PHZ}	Disable time from High level	Waveform 2, $C_L = 5\text{pF}^5$		26	ns
t_{PLZ}	Disable time from Low level	Waveform 3, $C_L = 5\text{pF}^5$		26	ns
t_{PHZ}	Disable time from High level	Waveform 2, $C_L = 50\text{pF}$		47	ns
t_{PLZ}	Disable time from Low level	Waveform 3, $C_L = 50\text{pF}$		29	ns

Shift Register

54LS295B


AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^6$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t_W	Clock pulse width	Waveform 1	25		ns
t_S	Setup time, data to clock	Waveform 4	20		ns
t_H	Hold time, data to clock	Waveform 4	20		ns
t_S	Setup time, PE to clock	Waveform 4	20		ns
t_H	Hold time, PE to clock	Waveform 4	20		ns

NOTES:

1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
4. Measure I_{CC} with outputs open, D_S and PE at $\geq 4.0\text{V}$, and the Data inputs grounded under the following conditions: *Condition 1*: OE at $\geq 4.0\text{V}$ and a momentary 3V, then ground, applied to Clock input. *Condition 2*: OE and Clock input grounded.
5. Guaranteed by the 50pF limits, but not tested.
6. These parameters are guaranteed, but not tested.

AC WAVEFORMS



Shift Register

54LS295B

TEST CIRCUIT AND WAVEFORM

