



STK12C68

CMOS nvSRAM

8K x 8 High Performance

AutoStore™ Nonvolatile Static RAM

PRELIMINARY

FEATURES


- 30, 35 and 45ns Access Times
- 15 mA I_{CC} at 200ns Access Speed
- Automatic *STORE* to EEPROM on Power Down
- Hardware or Software Initiated *STORE* to EEPROM
- Automatic *STORE* Timing
- 10^4 or 10^5 *STORE* cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic *RECALL* on Power Up
- Software Initiated *RECALL* from EEPROM
- Unlimited *RECALL* cycles from EEPROM
- Single $5V \pm 10\%$ Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

DESCRIPTION


The Simtek STK12C68 is a fast static RAM (30, 35 and 45ns), with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation) take place automatically upon power down using charge stored in an external 100 μF capacitor. Transfers from the EEPROM to the SRAM (the *RECALL* operation) take place automatically on power up. Software sequences may also be used to initiate both *STORE* and *RECALL* operations. A *STORE* can also be initiated via a single pin.

The STK12C68 is available in the following packages: a 28-pin 300 mil ceramic and plastic DIP, a 28-pin 600 mil plastic DIP and a 28-pin SOIC. Military versions are also planned.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS



PIN NAMES

$A_0 - A_{12}$	Address Inputs
$\overline{W}$	Write Enable
$DQ_0 - DQ_7$	Data In/Out
$\overline{E}$	Chip Enable
$\overline{G}$	Output Enable
V_{CCX}	Power (+5V)
V_{SS}	Ground
V_{CAP}	Capacitor
HSB	Hardware Store/Busy

ABSOLUTE MAXIMUM RATINGS^a

Voltage on typical input relative to V_{SS}	-0.6V to 7.0V
Voltage on DQ_0 and G	-0.5V to ($V_{CC}+0.5V$)
Temperature under bias.....	-55°C to 125°C
Storage temperature.....	-65°C to 150°C
Power dissipation.....	1W
DC output current.....	15mA
(One output at a time, one second duration)	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

($V_{CC} = 5.0V \pm 10\%$)

SYMBOL	PARAMETER	COMMERCIAL		INDUSTRIAL		UNITS	NOTES
		MIN	MAX	MIN	MAX		
I_{CC1}^b	Average V_{CC} Current		85 80 75		95 85 80	mA	$t_{AVAV} = 30ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$
I_{CC2}	Average V_{CC} Current During STORE		6		6	mA	all inputs $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
I_{CC3}^b	Average V_{CC} Current at $t_{AVAV} = 200ns$		15		15	mA	$\bar{E} \leq 0.2V, W \geq (V_{CC} - 0.2V)$ others $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
I_{SB1}^c	Average V_{CC} Current (Standby, Cycling TTL Input Levels)		35 32 28		39 35 32	mA	$t_{AVAV} = 30ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ $\bar{E} \geq V_{IH}$; all others cycling
I_{SB2}^c	Average V_{CC} Current (Standby, Stable CMOS Input Levels)		3		3	mA	$\bar{E} \geq (V_{CC} - 0.2V)$ all others $V_{IN} \leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
I_{SB3}^c	Average V_{CC} Current (Standby, CMOS Levels, $V_{CCX} @ 0V$)		2		2	mA	$\bar{E} \geq (V_{CC} - 0.2V)$ all others $V_{IN} \leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
I_{ILK}	Input Leakage Current (Any Input)		± 1		± 1	μA	$V_{CC} = \max$ $V_{IN} = V_{SS} \text{ to } V_{CC}$
I_{OLK}	Off State Output Leakage Current		± 5		± 5	μA	$V_{CC} = \max$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$
V_{IH}	Input Logic "1" Voltage	2.2	$V_{CC}+5$	2.2	$V_{CC}+5$	V	All Inputs
V_{IL}	Input Logic "0" Voltage	$V_{SS}-5$	0.8	$V_{SS}-5$	0.8	V	All Inputs
V_{OH}	Output Logic "1" Voltage	2.4		2.4		V	$I_{OUT} = -4mA$ except HSB
V_{OL}	Output Logic "0" Voltage		0.4		0.4	V	$I_{OUT} = 8mA$ except HSB
T_A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing $\bar{E} \geq V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: V_{CC} reference levels throughout this datasheet refer to V_{CCX} if that is where the power supply connection is made, or V_{CAP} if V_{CCX} is connected to ground.

AC TEST CONDITIONS

Input Pulse Levels.....	V_{SS} to 3V
Input Rise and Fall Times.....	$\leq 5ns$
Input and Output Timing Reference Levels.....	1.5V
Output Load.....	See Figure 1

CAPACITANCE ($T_A=25^\circ C, f=1.0MHz$)^e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C_{IN}	Input Capacitance	5	pF	$\Delta V = 0 \text{ to } 3V$
C_{OUT}	Output Capacitance	7	pF	$\Delta V = 0 \text{ to } 3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

SRAM MEMORY OPERATION

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYMBOLS		PARAMETER	STK12C68-30		STK12C68-35		STK12C68-45		UNITS
	#1, #2	AHL		MIN	MAX	MIN	MAX	MIN	MAX	
1	t_{ELOV}	t_{ACS}	Chip Enable Access Time		30		35		45	ns
2	t_{AVAVR}	t_{RC}	Read Cycle Time	30		35		45		ns
3	t_{AVQV}^g	t_{AA}	Address Access time		30		35		45	ns
4	t_{GLOV}	t_{OE}	Output Enable to Data Valid		15		20		25	ns
5	t_{AXQX}	t_{OH}	Output Hold After Address Change	5		5		5		ns
6	t_{ELOX}	t_{LZ}	Chip Enable to Output Active	5		5		5		ns
7	t_{EHOZ}^h	t_{HZ}	Chip Disable to Output Inactive		12		15		20	ns
8	t_{GLQX}	t_{OLZ}	Output Enable to Output Active	0		0		0		ns
9	t_{GHOZ}^h	t_{OHZ}	Output Disable to Output Inactive		12		15		20	ns
10	t_{EUCCH}^e	t_{PA}	Chip Enable to Power Active	0		0		0		ns
11	$t_{EHICCL}^{c,e}$	t_{PS}	Chip Enable to Power Standby		25		25		25	ns

Note c: Bringing $\bar{E} \geq V_{IH}$ will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note f: For READ CYCLE #1 and #2, $\bar{W}$ is high for entire cycle.


Note g: Device is continuously selected with $\bar{E}$ low and $\bar{G}$ low.

Note h: Measured $\pm 200mV$ from steady state output voltage. Load capacitance is 5pF.

READ CYCLE #1 ^{f,g}



READ CYCLE #2 ^f



WRITE CYCLES #1 & #2

(V_{CC} = 5.0V ± 10%)


NO.	SYMBOLS			PARAMETER	STK12C68-30		STK12C68-35		STK12C68-45		UNITS
	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	
12	t _{AVAVW}	t _{AVAVW}	t _{WC}	Write Cycle Time	30		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	25		30		35		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	25		30		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		20		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	25		30		35		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold After End of Write	0		0		0		ns
20	t _{WLOZ} ^{h,j}		t _{WZ}	Write Enable to Output Disable		12		15		20	ns
21	t _{WHQX}		t _{OW}	Output Active After End of Write	5		5		5		ns

Note h: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note i: $\bar{E}$ or $\bar{W}$ must be ≥V_{IH} during address transistions.

Note j: If $\bar{W}$ is low when $\bar{E}$ goes low, the outputs remain in the high Impedance state.

WRITE CYCLE #1: $\bar{W}$ CONTROLLEDⁱ



WRITE CYCLE #2: $\bar{E}$ CONTROLLEDⁱ



NONVOLATILE MEMORY OPERATION

MODE SELECTION

$\bar{E}$	$\bar{W}$	HSB	$A_{12} - A_0(\text{hex})$	MODE	I/O	POWER	NOTES
H	X	H	X	Not Selected	Output High Z	Standby	
L	H	H	X	Read SRAM	Output Data	Active	l
L	L	H	X	Write SRAM	Input Data	Active	
L	H	H	0000	Read SRAM	Output Data	Active	k,l
			1555	Read SRAM	Output Data		k,l
			0AAA	Read SRAM	Output Data		k,l
			1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data		k,l
			0F0F	Nonvolatile STORE	Output High Z		k
L	H	H	0000	Read SRAM	Output Data	Active	k,l
			1555	Read SRAM	Output Data		k,l
			0AAA	Read SRAM	Output Data		k,l
			1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data		k,l
			0F0E	Nonvolatile RECALL	Output High Z		k
X	X	L	X	STORE/Inhibit	Output High Z	I_{CC2} /Standby	m

Note k: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. $\bar{W}$ must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note l: I/O state assumes that $\bar{G} \leq V_{IL}$. Activation of nonvolatile cycles does not depend on the state of $\bar{G}$.

Note m: HSB Initiated STORE operation actually occurs only if a WRITE has been done since last STORE operation. After the STORE (if any) completes, the part will go into standby mode inhibiting all operation until HSB rises.


HARDWARE STORE/RECALL

NO.	SYMBOLS		PARAMETER	MIN	MAX	UNITS	NOTES
22	t_{RECALL}		RECALL Cycle Duration		20	μs	
23	t_{STORE}	t_{HLHH}	STORE Cycle Duration		10	ms	$V_{CC} \geq 4.5\text{V}$
24	t_{PDSTORE}		Power Down STORE Duration		12	ms	
25	t_{DELAY}	t_{HLOZ}	HSB Low to Inhibit On	1		μs	
26	t_{RECOVER}	t_{HHQX}	HSB High to Inhibit Off		25	ns	
28	t_{ASSERT}	t_{HLHX}	External STORE Pulse Width	250		ns	Note e
	V_{SWITCH}		Low Voltage Trigger Level	4.1	4.3	V	
	$I_{\text{HSB_OL}}$		HSB Output Low Current	3		mA	$\text{HSB} = V_{OL}$, Note e, n
	$I_{\text{HSB_OH}}$		HSB Output High Current	5	60	μA	$\text{HSB} = V_{IL}$, Note e, n

Note e: These parameters guaranteed but not tested.

Note n: HSB is an I/O that has a weak internal pullup; it is basically an open drain output. It is meant to allow up to 32 STK12C68s to be ganged together for simultaneous storing. Do not use HSB to pullup any external circuitry other than other STK12C68 HSB pins.

HARDWARE STORE/RECALL



SOFTWARE STORE/RECALL CYCLE

(V_{CC} = 5.0V ± 10%)

NO.	SYMBOLS		PARAMETER	STK12C68-30		STK12C68-35		STK12C68-45		UNITS
	Std.	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	
29	t _{AVAVN}	t _{RC}	Store/Recall Initiation Cycle Time	30		35		45		ns
30	t _{ELOZ} ^o		Chip Enable to Output Inactive		75		75		75	ns
31	t _{AVELN}	t _{AE}	Address Set-up to Chip Enable	0		0		0		ns
32	t _{ELEHN} ^{p,q}	t _{EP}	Chip Enable Pulse Width	20		25		35		ns
33	t _{EHAXN}	t _{EA}	Chip Disable to Address Change	0		0		0		ns

Note o: Once the software *STORE* or *RECALL* cycle is initiated, it completes automatically, ignoring all inputs.


Note p: Noise on the $\bar{E}$ pin may trigger multiple read cycles from the same address and abort the address sequence.

Note q: If the Chip Enable Pulse Width is less than t_{ELOV} (see READ CYCLE #2) but greater than or equal to t_{ELEHN}, then the data may not be valid at the end of the low pulse, however the *STORE* or *RECALL* will still be initiated.

Note r: $\bar{W}$ must be HIGH when $\bar{E}$ is LOW during the address sequence in order to initiate a nonvolatile cycle. $\bar{G}$ may be either HIGH or LOW throughout.

Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK12C68 performs a *STORE* or *RECALL*.

A *RECALL* cycle is also initiated automatically at power up when V_{CC} exceeds V_{SWITCH}. t_{RECALL} is measured from the point at which V_{CC} exceeds 4.5V.

SOFTWARE STORE/RECALL CYCLE ^{q,r}

DEVICE OPERATION

The STK12C68 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

STORE cycles may be initiated under user control via a software sequence or HSB assertion and are also automatically initiated when the power supply voltage level of the chip falls below V_{SWITCH} . *RECALL* operations are automatically initiated upon power-up and whenever the power supply voltage level rises above V_{SWITCH} . *RECALL* cycles may also be initiated by a software sequence.

SRAM READ

The STK12C68 performs a READ cycle whenever $\bar{E}$ and $\bar{G}$ are LOW and $\bar{H}\bar{S}\bar{B}$ and $\bar{W}$ are HIGH. The address specified on pins A_{0-12} determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} . If the READ is initiated by $\bar{E}$ or $\bar{G}$, the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later. The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until $\bar{E}$ or $\bar{G}$ is brought HIGH or $\bar{W}$ or $\bar{H}\bar{S}\bar{B}$ is brought LOW.

SRAM WRITE

A write cycle is performed whenever $\bar{E}$ and $\bar{W}$ are LOW and $\bar{H}\bar{S}\bar{B}$ is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either $\bar{E}$ or $\bar{W}$ go HIGH at the end of the cycle. The data on pins DQ_{0-7} will be written into the memory if it is valid t_{DWH} before the end of a $\bar{W}$ controlled WRITE or t_{DVEH} before the end of an $\bar{E}$ controlled WRITE.

It is recommended that $\bar{G}$ be kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If $\bar{G}$ is left LOW, internal circuitry will turn off the output buffers t_{WLQZ} after $\bar{W}$ goes LOW.

SOFTWARE STORE

The STK12C68 software *STORE* cycle is initiated by executing sequential READ cycles from six specific

address locations. By relying on READ cycles only, the STK12C68 implements nonvolatile operation while remaining compatible with standard 8Kx8 SRAMs. During the *STORE* cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into the nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of addresses is used for *STORE* initiation, it is critical that no other read or write accesses intervene in the sequence or the sequence will be aborted.

To initiate the *STORE* cycle the following READ sequence must be performed:

1. Read address	0000 (hex)	Valid READ
2. Read address	1555 (hex)	Valid READ
3. Read address	0AAA (hex)	Valid READ
4. Read address	1FFF (hex)	Valid READ
5. Read address	10F0 (hex)	Valid READ
6. Read address	0F0F (hex)	Initiate <i>STORE</i> Cycle

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that $\bar{G}$ be LOW for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE RECALL

A *RECALL* cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the *STORE* initiation. To initiate the *RECALL* cycle the following sequence of READ operations must be performed:

1. Read address	0000(hex)	Valid READ
2. Read address	1555 (hex)	Valid READ
3. Read address	0AAA (hex)	Valid READ
4. Read address	1FFF (hex)	Valid READ
5. Read address	10F0 (hex)	Valid READ
6. Read address	0F0E (hex)	Initiate <i>RECALL</i> Cycle

Internally, *RECALL* is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the

EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

During power up, or after any low power condition ($V_{CAP} < V_{SWITCH}$), when V_{CAP} exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated. After the initiation of this automatic *RECALL*, if V_{CAP} falls below V_{SWITCH} , then another *RECALL* operation will be performed whenever V_{CAP} again rises above V_{SWITCH} .

HARDWARE PROTECT

The STK12C68 offers hardware protection against inadvertent *STORE* operation during low voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated *STORE* operations will be inhibited.

HSB OPERATION

The Hardware Store Busy pin ($\overline{HSB}$) is an open drain circuit acting as both input and output to perform two different functions. When driven low by the internal chip circuitry it indicates that a *STORE* operation (initiated via any means) is in progress within the chip. When driven low by external circuitry for longer than t_{ASSERT} , the chip will conditionally initiate a *STORE* operation after t_{DELAY} .

READ and WRITE operations that are in progress when $\overline{HSB}$ is driven low (either by internal or external circuitry) will be allowed to complete before the *STORE* operation is performed, in the following manner. After $\overline{HSB}$ goes low, the part will continue normal SRAM operations for t_{DELAY} . During t_{DELAY} , a transition on any address or control signal will terminate SRAM operation and cause the *STORE* to commence. Note that if an SRAM write is attempted after $\overline{HSB}$ has been forced low, the write will not occur and the *STORE* operation will begin immediately.

In order to allow a bank of STK12C68s to perform synchronized *STORE* functions, the $\overline{HSB}$ pin from a number of chips may be connected together. Each chip contains a small internal current source to pull $\overline{HSB}$ HIGH when it is not being driven low. To decrease the sensitivity of this signal to noise generated on the PC board, it may optionally be pulled to V_{CCX} via an external resistor with a value such that the combined load of the resistor and all parallel chip connections does not exceed I_{HSB_OL} at V_{OL} . Do not connect this or any other pull-up to the V_{CAP} node.

If $\overline{HSB}$ is to be connected to external circuits other than other STK12C68s, an external pull-up resistor should be used.

During any *STORE* operation, regardless of how it was initiated, the STK12C68 will continue to drive the $\overline{HSB}$ pin low, releasing it only when the *STORE* is complete. Upon completion of a *STORE* operation, the part will be disabled until $\overline{HSB}$ actually goes HIGH.

AUTOMATIC STORE OPERATION

During normal operation, the STK12C68 will draw current from V_{CCX} to charge up a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a *STORE* operation.

Figure 1 shows the proper connection of capacitors for automatic store operation. The charge storage capacitor should have a capacity of at least $100\mu F (\pm 20\%)$ at 6V. Each STK12C68 must have its own $100\mu F$ capacitor. Each STK12C68 *must* have a high quality, high frequency bypass capacitor of $0.1\mu F$ or greater connected between V_{CAP} and V_{SS} , also using leads and traces that are as short as possible.

If AutoStore function is not required, then V_{CAP} should be tied directly to the power supply and V_{CCX} should be tied to ground. In this mode, *STORE* operations may be triggered through software control or the $\overline{HSB}$ pin. In either event, V_{CAP} (Pin 1) *must* always have a proper bypass capacitor connected to it.

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving $\overline{HSB}$ LOW will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* cycle. Note that if $\overline{HSB}$ is driven low via external circuitry and no WRITES have taken place, the part will still be disabled until $\overline{HSB}$ is allowed to return HIGH. Software initiated *STORE* cycles are performed regardless of whether or not a WRITE operation has taken place.

LOW AVERAGE ACTIVE POWER

The STK12C68 has been designed to draw significantly less power when $\bar{E}$ is LOW (chip enabled) but the access cycle time is longer than 55ns. Figure 2 below shows the relationship between I_{CC} and access times for READ cycles. All remaining inputs are assumed to cycle, and current consumption is given for all inputs at CMOS or TTL levels, over the commercial temperature range. Figure 3 shows the same relationship for WRITE cycles. When $\bar{E}$ is HIGH, the chip consumes only standby currents, and these plots do not apply.

The cycle time used in Figure 2 corresponds to the length of time from the later of the last address transi-

tion or $\bar{E}$ going LOW to the earlier of $\bar{E}$ going HIGH or the next address transition. $\bar{W}$ is assumed to be HIGH, while the state of $\bar{G}$ does not matter. Additional current is consumed when the address lines change state while $\bar{E}$ is asserted. The cycle time used in Figure 3 corresponds to the length of time from the later of $\bar{W}$ or $\bar{E}$ going LOW to the earlier of $\bar{W}$ or $\bar{E}$ going HIGH.

The overall average current drawn by the part depends on the following items: 1) CMOS or TTL input levels; 2) the time during which the chip is disabled ($\bar{E}$ HIGH); 3) the cycle time for accesses ($\bar{E}$ LOW); 4) the ratio of reads to writes; 5) the operating temperature and; 6) the V_{CC} level.




Figure 1. Schematic Diagram




Figure 2. I_{CC} (Max) Reads




Figure 3. I_{CC} (Max) Writes

Note: Typical at 25° C

ORDERING INFORMATION

STK12C68 - 5 P 30 I

Temperature Range

blank = Commercial (0 - 70 degrees C)

I = Industrial (-40 - 85 degrees C)

Access Time

30 = 30ns

35 = 35ns

45 = 45ns

Package

C = Ceramic 28 pin 300 mil DIP

P = Plastic 28 pin 300 mil DIP

W = Plastic 28 pin 600 mil DIP

S = Plastic 28 pin SOIC

Retention / Endurance

blank = 10 years / 10,000 cycles

5 = 10 years / 100,000 cycles